

BS ISO 17458-3:2013



BSI Standards Publication

# Road vehicles — FlexRay communications system

Part 3: Data link layer conformance test  
specification

**bsi.**

...making excellence a habit.™

**National foreword**

This British Standard is the UK implementation of ISO 17458-3:2013.

The UK participation in its preparation was entrusted to Technical Committee AUE/16, Electrical and electronic equipment.

A list of organizations represented on this committee can be obtained on request to its secretary.

This publication does not purport to include all the necessary provisions of a contract. Users are responsible for its correct application.

© The British Standards Institution 2013. Published by BSI Standards Limited 2013

ISBN 978 0 580 76714 2

ICS 43.040.15

**Compliance with a British Standard cannot confer immunity from legal obligations.**

This British Standard was published under the authority of the Standards Policy and Strategy Committee on 31 January 2013.

**Amendments issued since publication**

Date	Text affected
------	---------------

---

---

---

**Road vehicles— FlexRay  
communications system —**

Part 3:  
**Data link layer conformance test  
specification**

*Véhicules routiers — Système de communications FlexRay —*

*Partie 3: Spécification d'essai de conformité de la couche de liaison de données*





**COPYRIGHT PROTECTED DOCUMENT**

© ISO 2013

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either ISO at the address below or ISO's member body in the country of the requester.

ISO copyright office  
Case postale 56 • CH-1211 Geneva 20  
Tel. + 41 22 749 01 11  
Fax + 41 22 749 09 47  
E-mail [copyright@iso.org](mailto:copyright@iso.org)  
Web [www.iso.org](http://www.iso.org)

Published in Switzerland

# Contents

Page

Foreword .....	iv
Introduction.....	v
1 Scope .....	1
2 Normative references .....	1
3 Terms, definitions, symbols and abbreviated terms .....	1
3.1 Terms and definitions .....	1
3.2 Symbols.....	1
3.3 Abbreviated terms .....	2
3.4 Functions.....	4
4 Conventions .....	4
5 Document overview.....	5
6 General .....	6
6.1 Test architecture.....	6
6.2 Test implementation.....	7
6.3 Internal RxDelay .....	9
6.4 Analog delays .....	9
6.5 Accepted deviations.....	10
6.6 Testability requirements .....	11
6.7 Test execution .....	14
7 Conformance test cases .....	16
7.1 General statements and test case structure.....	16
7.2 Receive data.....	23
7.3 CHI.....	125
7.4 Clock synchronisation .....	440
7.5 Wakeup .....	530
7.6 Startup .....	568
7.7 Miscellaneous .....	672
7.8 Optional TT-E feature .....	820
7.9 Preambles .....	846
8 Configuration .....	854
8.1 Basic configuration .....	854
8.2 Standard modifications.....	859
9 Static test cases .....	861
9.1 Electrical interface.....	861
9.2 Protocol parameter.....	861
<b>Annex A (normative) Technical data for the electrical interface of a FlexRay Communication Controller V3.0 .....</b>	<b>862</b>
<b>Annex B (normative) Technical data for the protocol parameter of a FlexRay Communication Controller V3.0 .....</b>	<b>864</b>
<b>Bibliography.....</b>	<b>865</b>

## Foreword

ISO (the International Organization for Standardization) is a worldwide federation of national standards bodies (ISO member bodies). The work of preparing International Standards is normally carried out through ISO technical committees. Each member body interested in a subject for which a technical committee has been established has the right to be represented on that committee. International organizations, governmental and non-governmental, in liaison with ISO, also take part in the work. ISO collaborates closely with the International Electrotechnical Commission (IEC) on all matters of electrotechnical standardization.

International Standards are drafted in accordance with the rules given in the ISO/IEC Directives, Part 2.

The main task of technical committees is to prepare International Standards. Draft International Standards adopted by the technical committees are circulated to the member bodies for voting. Publication as an International Standard requires approval by at least 75 % of the member bodies casting a vote.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. ISO shall not be held responsible for identifying any or all such patent rights.

ISO 17458-3 was prepared by Technical Committee ISO/TC 22, *Road vehicles*, Subcommittee SC 3, *Electrical and electronic equipment*.

ISO 17458 consists of the following parts, under the general title *Road vehicles — FlexRay communications system*:

- *Part 1: General information and use case definition*
- *Part 2: Data link layer specification*
- *Part 3: Data link layer conformance test specification*
- *Part 4: Electrical physical layer specification*
- *Part 5: Electrical physical layer conformance test specification*

## Introduction

The FlexRay communications system is an automotive focused high speed network and was developed with several main objectives which were defined beyond the capabilities of established standardized bus systems like CAN and some other proprietary bus systems. Some of the basic characteristics of the FlexRay protocol are synchronous and asynchronous frame transfer, guaranteed frame latency and jitter during synchronous transfer, prioritization of frames during asynchronous transfer, single or multi-master clock synchronization, time synchronization across multiple networks, error detection and signalling, and scalable fault tolerance.

The FlexRay communications system is defined for advanced automotive control applications. It serves as a communication infrastructure for future generation high-speed control applications in vehicles by providing:

- A message exchange service that provides deterministic cycle based message transport;
- Synchronization service that provides a common time base to all nodes;
- Start-up service that provides an autonomous start-up procedure;
- Error management service that provides error handling and error signalling;
- Wakeup service that addresses the power management needs.

Since start of development the automotive industry world wide supported the specification development. The FlexRay communications system has been successfully implemented in production vehicles today.

The ISO 17458 series specifies the use cases, the communication protocol and physical layer requirements of an in-vehicle communication network called "FlexRay communications system".

This part of ISO 17458 has been established in order to define the protocol conformance test case requirements.

To achieve this, it is based on the Open Systems Interconnection (OSI) Basic Reference Model specified in ISO/IEC 7498-1 and ISO/IEC 10731, which structures communication systems into seven layers. When mapped on this model, the protocol and physical layer requirements specified by ISO 17458 are broken into:

- Diagnostic services (layer 7), specified in ISO 14229-1 [14], ISO 14229-4 [16];
- Presentation layer (layer 6), vehicle manufacturer specific;
- Session layer services (layer 5), specified in ISO 14229-2 [15];
- Transport layer services (layer 4), specified in ISO 10681-2 [5];
- Network layer services (layer 3), specified in ISO 10681-2 [5];
- Data link layer (layer 2), specified in ISO 17458-2, ISO 17458-3;
- Physical layer (layer 1), specified in ISO 17458-4, ISO 17458-5;

in accordance with Table 1.

**Table 1 — FlexRay communications system specifications applicable to the OSI layers**

<b>Applicability</b>	<b>OSI 7 layers</b>	<b>ISO 17458 FlexRay communications system</b>	<b>Vehicle manufacturer enhanced diagnostics</b>
Seven layer according to ISO 7498-1 and ISO/IEC 10731	Application (layer 7)	vehicle manufacturer specific	ISO 14229-1, ISO 14229-4
	Presentation (layer 6)	vehicle manufacturer specific	vehicle manufacturer specific
	Session (layer 5)	vehicle manufacturer specific	ISO 14229-2
	Transport (layer 4)	vehicle manufacturer specific	ISO 10681-2
	Network (layer 3)	vehicle manufacturer specific	
	Data link (layer 2)	ISO 17458-2, ISO 17458-3	
	Physical (layer 1)	ISO 17458-4, ISO 17458-5	

Table 1 shows ISO 17458 Parts 2 – 5 being the common standards for the OSI layers 1 and 2 for the FlexRay communications system and the vehicle manufacturer enhanced diagnostics.

The FlexRay communications system column shows vehicle manufacturer specific definitions for OSI layers 3 – 7.

The vehicle manufacturer enhanced diagnostics column shows application layer services covered by ISO 14229-4 which have been defined in compliance with diagnostic services established in ISO 14229-1, but are not limited to use only with them. ISO 14229-4 is also compatible with most diagnostic services defined in national standards or vehicle manufacturer's specifications. The presentation layer is defined vehicle manufacturer specific. The session layer services are covered by ISO 14229-2. The transport protocol and network layer services are specified in ISO 10681.



# Road vehicles — FlexRay communications system — Part 3: Data link layer conformance test specification

## 1 Scope

This part of ISO 17458 specifies the FlexRay protocol conformance test. This test verifies the conformance of FlexRay communication controllers with respect to ISO 17458-2.

Some testability requirements are given in 6.2.2.3 and 6.6 and are applicable for FlexRay communication controllers to pass the conformance test

## 2 Normative references

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

ISO 17458-2, *Road vehicles — FlexRay communications system — Part 2: Data link layer specification*

ISO 17458-4, *Road vehicles — FlexRay communications system — Part 4: Electrical physical layer specification*

## 3 Terms, definitions, symbols and abbreviated terms

### 3.1 Terms and definitions

For the purposes of this document, the terms and definitions defined in ISO 17458-2 and ISO 17458-4 apply.

### 3.2 Symbols

$\Delta$	delta
$\epsilon$	Element, lower-case epsilon
$\xi$	Xsi
$\mu\text{T}$	microtick
$\sigma\text{T}$	<i>gdSampleClockPeriod</i> (= <i>Sampletick</i> )
$t_{\text{RC}}$	modification of cycle length due to calculated rate correction (equal to <i>zRateCorrection</i> , used in figures of "Clock synchronisation")
$t_{\text{oc}}$	modification of cycle length due to calculated offset correction (equal to <i>zOffsetCorrection</i> , used in figures of "Clock synchronisation")

$\varphi_{Rx}$ ,  $\varphi_{Tx}$  analogue delays (see 6.4 )

$\xi$ ,  $\xi_{IUT}$  allowed deviation from theoretical results due to LT-IUT jitter (see 6.5)

### 3.3 Abbreviated terms

BC	basic configuration
BD	bus driver
BSS	byte start sequence
CAS	collision avoidance symbol
CC	communication controller
CE	communication element
CHI	controller host interface
CHIRP	channel idle recognition point
CRC	cyclic redundancy code
DC	dual channel
DTS	dynamic trailing sequence
FES	frame end sequence
FIFO	first in first out
FPGA	field programmable gate array
FSS	frame start sequence
ID	identifier
IP	intellectual property
IUT	implementation under test
LT	lower tester
MT	macrotick
MTS	media access test symbol
NIT	network idle time
NM	network management
PE	protocol engine
POC	protocol operation control
RTL	register transfer level

RxD	receive data signal from bus driver
SC	single channel
TE	test execution
TSS	transmission start sequence
TT-D	time triggered distributed
TT-E	time triggered external
TxD	transmit data signal from CC
TxEN	transmit data enable not signal from CC
UT	upper tester
WUDOP	wakeup during operation pattern
WUP	wakeup pattern
WUS	wakeup symbol

**POC states:**

C	<i>POC:config</i>
CSCC	<i>POC:coldstart consistency check</i>
CSCR	<i>POC:coldstart collision resolution</i>
CSG	<i>POC:coldstart gap</i>
CSJ	<i>POC:coldstart join</i>
CSL	<i>POC:coldstart listen</i>
DC	<i>POC:default config</i>
H	<i>POC:halt</i>
ICC	<i>POC:integration consistency check</i>
ICSC	<i>POC:integration coldstart check</i>
IL	<i>POC:integration listen</i>
IS	<i>POC:initialize schedule</i>
NA	<i>POC:normal active</i>
NP	<i>POC:normal passive</i>
R	<i>POC:ready</i>

### 3.4 Functions

TruncateTowardsZero: function returns the integer part of a number without its fractional digits  
(=  $\text{sign}(x) * \text{floor}(|x|)$ )

## 4 Conventions

ISO 17458 are based on the conventions specified in the OSI Service Conventions (ISO/IEC 10731) as they apply for physical and data link layer (protocol).

## 5 Document overview

Figure 1 depicts the FlexRay document reference according to OSI model.




Figure 1 — FlexRay document reference according to OSI model

## 6 General

### 6.1 Test architecture

This part of ISO 17458 is based on a test architecture as shown in Figure 2, which follows the ISO 9646 standard. The implementation under test (IUT) is the FlexRay CC. The upper tester (UT) is connected to the FlexRay controller host interface (CHI) of the IUT and the CHI is device specific. The lower tester (LT) is connected to the FlexRay physical layer interface of the IUT and ISO 17458-4 describes this interface. The test coordination procedure controls the UT and the LT.

In a hardware-based test environment (see 6.2.2), the FlexRay CC can be an “embedded” FlexRay CC meaning that CC is embedded in a microcontroller. In this case, the CHI (i.e., the upper tester interface) is between the embedded FlexRay CC and the microcontroller and in order to get access to the CHI, the upper tester may be partly distributed to the microcontroller.

The test architecture shown in Figure 2 is suitable for testing one FlexRay CC.




Figure 2 — Standard test architecture

There are some optional test cases in this part of ISO 17458 which tests the optional TT-E feature by using a pair of FlexRay CCs, namely a source CC and a sink CC, which are connected via the time gateway interface. Here, the IUT is the pair of connected FlexRay CCs. To test the TT-E feature, the test architecture as shown in Figure 3 is proposed. The upper tester and lower tester are connected to both FlexRay CCs and the test coordination procedure controls the upper and lower tester.




Figure 3 — Test architecture for the TT-E option

## 6.2 Test implementation

### 6.2.1 General

The test cases and the proposed test architecture of this specification can be either implemented in a hardware-based environment or in a simulation-based environment. In the following, both environments are described.

### 6.2.2 Hardware-based test implementation

#### 6.2.2.1 IUT

In a hardware-based test implementation, the IUT is a physical device. The IUT can be either a standalone FlexRay CC, an embedded FlexRay CC, or a FlexRay CC programmed in an FPGA. For testing the optional TT-E feature, the IUT consists of a pair of connected FlexRay CCs.

#### 6.2.2.2 Lower tester

The electrical characteristics of the lower tester shall follow the electrical characteristics of the interface between the FlexRay CC and the FlexRay Bus Driver on the Bus Driver side. This interface is described in ISO 17458-4. The requirements on the lower tester in a hardware-based test environment, including the electrical characteristics, are listed in Table 2. It is not advised to use any extra circuits (e.g., level shifters) between the IUT's FlexRay CC and the lower tester.

**Table 2 — Requirements on the lower tester in a hardware-based test environment**

Description	Relevant signal	Parameter name used in ISO 17458-4	Min	Max	Unit
Input capacitance	TxD, TxEN	<i>C_BDTxD</i>	-	10	pF
Threshold for detecting logical high	TxD, TxEN	<i>uBDLogic_1</i>	-	60	%
Threshold for detecting logical low	TxD, TxEN	<i>uBDLogic_0</i>	40	-	%
Voltage reference for logical high and low	TxD, TxEN, RxD	<i>uVDIG</i>	same as IUT		V
Sample Rate	TxD, TxEN	N/A	160	-	MHz
Asymmetry	RxD	see ISO 17458-4: measured at 50 % <i>uVDIG</i> and 25 pF load	-	2	ns
Sum of rise and fall time @ 15 pF load	RxD	<i>dBDRxDR15 + dBDRxDF15</i>	-	13	ns
Difference of rise and fall time @ 15 pF load	RxD	$ dBDRxDR15 - dBDRxDF15 $	-	5	ns
Sum of rise and fall time @ 25 pF load	RxD	<i>dBDRxDR25 + dBDRxDF25</i>	-	16,5	ns
Difference of rise and fall time @ 25 pF load	RxD	$ dBDRxDR25 - dBDRxDF25 $	-	5	ns
Frequency of FlexRay clock, provided to IUT	clk	N/A	-	80	MHz
Precision of FlexRay clock, provided to IUT	clk	N/A	-	500	ppm

### 6.2.2.3 Clock synchronisation

Several test cases require the synchronisation between the IUT and the test environment such that random clock deviations can be excluded and the occurrence time of a sample tick can be determined within one sample tick accuracy.

Therefore it is required that the LT provides a clock signal (called “FlexRay clock”) to the IUT. The LT shall use the FlexRay clock as a basis for FlexRay bus stimuli of the RxD signal and for sampling the TxD and TxEN signals. The IUT shall also use the FlexRay clock for FlexRay transmission and reception. Existing PLLs in the IUT need to be bypassed or programmed not to multiply. If the IUT uses an own clock source or an active PLL, then there might be the risk of failing some test cases.

Some requirements on the FlexRay clock signal are listed in Table 2. In addition, those frequencies shall be supported, which can be derived from 80 MHz by integer division. The FlexRay clock shall run continuously in order to be able to test embedded FlexRay CCs, where the FlexRay clock signal is also used to for clocking the host microcontroller.

### 6.2.3 Simulation-based test implementation

In a simulation-based test implementation, the IUT is described in a hardware description language typically on register transfer level (RTL), e.g., in SystemVerilog code or VHDL code. The IUT is a FlexRay CC, including message buffers and FIFO. For testing the optional TT-E feature, the IUT consists of a pair of connected FlexRay CCs. The test environment (upper tester, lower tester, and test coordination procedure) and the test cases exist as software only. Executing a test case in a simulation-based test implementation means to load all necessary parts (IUT, test environment, test case) in an RTL simulator and then to run the simulation.

In the simulation-based test implementation, the clocks of the IUT and the LT have no deviation from the nominal frequency and also have no jitter. Therefore, no requirements on the clock synchronisation between the LT and the IUT (as listed in 6.2.2.3 for the hardware-based test implementation) are given for the



simulation-based test implementation. However,  $\xi_{IUT}$  and  $\xi$  (see 6.5) have to be considered in the simulation-based test implementation.

### 6.3 Internal RxDelay

The parameter *adInternalRxDelay* is implementation specific and has an allowed range between 1 and 4 sampleticks ISO 17458-4. All basic configurations (see clause 8) assume *adInternalRxDelay* to be 4 sampleticks. In order to compensate between the implementation specific value of *adInternalRxDelay* and the assumed value of 4 sampleticks, a delay compensation shall be integrated in the Rx signal between the LT and the IUT. The delay compensation shall have a delay of  $4-dt$  [sampleticks], and  $dt$  is the IUT's actual value of *adInternalRxDelay*. The delay compensation shall be applied in the hardware-based test implementation and in the simulation-based test implementation. Figure 4 gives an example how to implement the delay compensation in a hardware-based test implementation.

Please note that in the test cases, the time interval between IUT's frame and LT's frame are measured at the test points marked in Figure 4. Therefore the delay compensation is not to be considered in test steps like "It is verified (LT) that the interval between the IUT's frames in slot 1 and LT's frame slot 2 is  $x \mu T$ ...".

Figure 4 depicts the proposal for compensation of *adInternalRxDelay* in a hardware-based test implementation.




Figure 4 — Proposal for compensation of *adInternalRxDelay* in a hardware-based test implementation

### 6.4 Analog delays

Analog delays of the IUT appear in the signal paths between the physical pads of the device and the flip flops of the FlexRay CC. In ISO 17458-4, the analog delays are captured in the following parameters: *dCCRxD01*, *dCCRxD10*, *dCCTxD01*, *dCCTxD10*, *dCCTxEN10* or *dCCTxEN01*. In this conformance test specification, the following two analog delays are defined:  $\varphi_{Rx}$  is the analog delay on the reception path, and  $\varphi_{Tx}$  is the analog delay on the transmission path. In the hardware-based test implementation, the analog delays are determined as follows:

- $\varphi_{Rx} \in [ 0; \max\{dCCRxD01, dCCRxD10\} ]$
- $\varphi_{Tx} \in [ 0; \max\{dCCTxD01, dCCTxD10, dCCTxEN10, dCCTxEN01\} ]$



sample long pattern could not be seen at the bit strobing point. Thus 4 and 5 sample long LOW patterns can not be used to verify if bit strobing correctly happens at sample 5.

Similar the clock synchronisation mechanism of FlexRay can be disturbed by this sample point deviations and cause a slight de-synchronisation of IUT and test environment. Figure 5 shows that a sync edge which arrives at the same time as a sampletick can either be seen already by this sampletick (line 4) or only by the next one (line 3). If this happens to the FSS/BSS sync edge, the time reference point of the frame shifts (see ISO 17458-2 Figure "Time reference point definitions"). If due to jitter this time reference point shifts into different directions in consecutive cycles, the IUT will erroneously determine the need to correct its macrotick clock rate and phase (=offset). This means that all higher level events (e.g. slot starts, cycle starts, ...) that depend on macroticks can be slightly unaligned between IUT and test environment. This has to be taken into account in the test cases.

To address the deviations introduced by the unaligned FlexRay clock correction mechanism,  $\xi_{IUT}$  is introduced, with the allowed range of:

$$\xi_{IUT} \in [-6;5] \mu T$$

$\xi_{IUT}$  expresses the range of deviation that can be introduced in signals coming from the IUT to the LT as well as the status variables related to clock correction sent from the IUT to the UT. The maximum tolerances for IUT signals and clock correction related variables as seen by the LT and UT shall be limited to. The test environment and setup shall minimize those tolerances as much as possible. Please note that  $\xi_{IUT}$  is only a valid deviation if the FlexRay clock correction is involved in the measurement in question. For example it is not to be applied to tests of the decoder or to tests within the WAKEUP period.

In addition, the LT introduces a deviation when measuring due to the granularity of measurements as well as some inherent inexactness. Thus every time measurement of the IUT by the LT is assumed to have a possible deviation of:

$$\xi \in [-1;1] \mu T$$

$\xi$  is to be added as tolerance to each traffic measurement at the IUT's interface to the LT.

## 6.6 Testability requirements

### 6.6.1 General

Since ISO 17458-2 lacks some requirements which are necessary for defining precise test cases (e.g., CHI delays), this subclause specifies such testability requirements.

NOTE subclause 6.2.2.3 also gives a testability requirement in a hardware-based test implementation. A FlexRay CC, which does not meet the testability requirements, runs the risk of failing the test cases.

### 6.6.2 CHI delay constraints

ISO 17458-2 states for the controller host interface (CHI) that *"due to implementation constraints the CHI may add product specific delays for data or control signals exchanged between the host and the protocol engine"*. The maximum value of some CHI delays are to be known for testing a FlexRay CC. Therefore, Table 3 specifies the necessary maximum values and the maximum values are based on the time  $t_0$  at which the event / the variable change happens in the protocol engine. It is assumed that if a host requests one of these values from the CHI anywhere between ( $t_0 + \text{Max. delay}$ ) and the earliest visibility time of the next change of the value, the host will receive the correct value.

NOTE the delay values in Table 3 do not include the time required to transfer the data from the CHI to the host. They define the earliest point in time when a host might access the data and is guaranteed to receive the updated value in

response. It is expected that the CHI transfers the requested data immediately with no delay<sup>1)</sup> except that inherent in the CHI-host interface (e.g. due to round trip times, bandwidth restrictions, parallel ongoing transfers, ...). Should the underlying value changes during the transfer (e.g. during the transfer of payload a new frame arrives for the slot) it is the task of the CHI to ensure the atomicity of the transfer.

In order to be able to pass the test cases of this specification, the CHI delays of a FlexRay CC shall follow the maximum values and it is highly recommended that the delays are much below the maximum values.

**Table 3 — Maximum delay allowed to occur in the CHI**

Parameter as defined in ISO 17458-2	Earliest visible	Maximum delay in CHI	Remarks
CHI commands like RUN, ALL_SLOTS...	NA	2 000 µT after command submission	Thus for testing purposes it can not be assumed that the PE will react according to the new state until the delay has passed.
Protocol operation control status	earliest allowed state change time	500 µT after latest allowed state change time in PE	Several state changes are defined to happen sometime within the NIT. For these earliest and latest allowed state change time differ (typically to beginning and end of NIT).
Wakeup and startup status	at state change	500 µT after state change	---
vMacrotick	at macrotick	½ MT, minimum 20 µT, after macrotick	The repeated consecutive reads are not guaranteed, i.e. reading at macrotick x and then immediately again does not guarantee a result of x or x + 1.
vCycleCounter	at cycle start	500 µT after cycle start	---
vSlotCounter A/B	at slot start or segment start	50 µT after PE slot counter change	---
vInterimRateCorrection vInterimOffsetCorrection	at NIT start	500 µT after end of cycle	---
various error indicators	at event occurrence	sync frame overflow: 500 µT after slot or segment boundary; pLatestTx: 500 µT after dynamic segment end; transmission across boundary: 500 µT after slot or segment boundary	---
Synchronisation frame status	start of NIT	10 MT after the start of offset correction phase	for non TT-E coldstart nodes
Startup frame status	1 µT before cycle start	10 MT after start of cycle	for TT-E coldstart nodes only
Startup frame status	start of NIT	10 MT after the start of offset correction phase	---
Symbol window status vSS	at symbol window end	500 µT after symbol window end	---
NIT status vSS	at NIT end (= start of next cycle)	500 µT after start of cycle	---

1) However if there is a transfer delay greater than a given verification window, the access time shall be considered by the UT.

Parameter as defined in ISO 17458-2	Earliest visible	Maximum delay in CHI	Remarks
Aggregated channel status	at each slot and segment end	500 $\mu$ T after each boundary	This could mean that it is not checkable for empty dynamic slots. But this is not necessary for the conformance test as that only checks this value during the NIT.
Dynamic segment status	at dynamic segment end	500 $\mu$ T after dynamic segment end	---
Transmit buffer status	at slot end / segment end	2 * <i>gdStaticSlot</i> for static slots or 2 000 $\mu$ T for dynamic slots, counting from the slot boundary at the end of the respective slot	Definition is to keep it in accordance with payload.
Slot status data	at slot end / segment end	2 * <i>gdStaticSlot</i> for static slots or 2 000 $\mu$ T for dynamic slots, counting from the slot boundary at the end of the respective slot	---
Frame contents data	at complete (valid!) frame arrival	2 * <i>gdStaticSlot</i> for frames received in the static segment or 2 000 $\mu$ T for frames received in the dynamic segment, counting from the slot boundary following the valid frame	2 000 $\mu$ T is provided for the dynamic segment where slots can become as short as 2 MT, the duration of 2 static slots is used to scale the available time according to the payload length used. Counting from the end of the slot means, that e.g. the payload of a valid frame arriving in slot 1 could be accessed the earliest after the end of slot 3.
Queued receive buffers	at slot and segment end on complete arrival of a valid frame	2 000 $\mu$ T after complete arrival of a valid frame	---
Interrupt service	at event occurrence	100 $\mu$ T after event occurrence	---
Accrued network management vector	at each update (see ISO 17458-2)	500 $\mu$ T after each update (see ISO 17458-2)	---

### 6.6.3 Consequences for interpretation of test steps

The upper limits of the CHI delays of Table 3 are used in the test cases explicitly to determine the earliest point in time a change of a CHI parameter can be checked / verified by the UT and the earliest point in time the LT can expect the IUT to show appropriate behaviour due to commands from the UT.

In several test cases, esp. in the preambles, the UT issues several CHI commands in short sequence, mostly to configure the IUT. In order to reduce the runtime of the test cases, the upper limits of the CHI delays are not explicitly stated here, but it is assumed that the UT takes care of the CHI delays and delays any further commands to the IUT until the first one was executed.

In the beginning of each test case the IUT is reset by the UT. In this situation it is the responsibility of the test environment to ensure that the IUT has completed its reset before further actions are performed.

### 6.6.4 Special handling of vMacrotick counter

The delay specification for *vMacrotick* given above results in a 20  $\mu$ T window for reading the counter in case the macrotick length is configured as 40  $\mu$ T. But additionally the IUT's macrotick can shift around the LT's macrotick by up to  $\xi_{IUT}$   $\mu$ T with  $\xi_{IUT} \in [-6;5]$  (for definition of  $\xi_{IUT}$  see 6.5). As such the validity window shrinks

by 11  $\mu\text{T}$ , requiring the UT to hit a 9  $\mu\text{T}$  window to read the *vMacrotick* counter correctly in all circumstances, a non-trivial task.

To ease this problem, additional information about the delay and the jitter for accessing the *vMacrotick* counter shall be provided. For example, the additional information could be “the *vMacrotick* counter is valid at the CHI from 5  $\mu\text{T}$  after the IUT's macrotick to 2  $\mu\text{T}$  after the next IUT's macrotick”. For a macrotick length of 40  $\mu\text{T}$  this results in a validity window of 37  $\mu\text{T}$ , which, after reduction for  $\xi_{\text{UT}}$ , provides the UT with a 26  $\mu\text{T}$  window.

## 6.7 Test execution

### 6.7.1 Single channel CC

For a single channel CC all test cases with “SC” applicability and all test cases “SC, DC” applicability shall be executed in two runs: one run with *pChannels* = A and one run with *pChannels* = B. Subclause 7.1 gives more details on the “applicability” label per test case.

Total number of test cases for a single channel CC: 391 (this is the sum of 5 “SC” test cases and 386 “SC, DC” test cases).

### 6.7.2 Dual channel CC

For a dual channel CC, all test cases with “DC” applicability and all test cases with “SC, DC” applicability shall be executed in one run with *pChannels* = A&B. In addition, all test cases with “SC” applicability and all test cases with “SC, DC” applicability shall be executed in two runs: one run with *pChannels* = A and one run with *pChannels* = B.

Total number of test cases for a dual channel CC: 420 (this is the sum of 5 “SC” test cases, 386 “SC, DC” test cases, and 29 “DC” test cases).

### 6.7.3 Optional TT-E feature

TT-E stands for time triggered external synchronisation method. To test the optional TT-E feature requires a pair of CCs, which are connected by the time gateway interface. One CC is the time gateway source, the other CC is the time gateway sink. See clause 6 and Figure 3. Each CC can be either a single channel or a dual channel implementation. If a pair of connected CCs claims to support the TT-E option, all test cases with “TT-E” applicability shall be executed.

Total number of test cases for the TT-E option: 12

All other test cases shall be executed for each of the two CCs according to 6.7.1 and 6.7.2.

Depending on whether the source and sink CC is a single channel or a dual channel CC, Table 4 gives the required runs of the TT-E test cases and the corresponding set “*pChannels*<sub>Source,Sink</sub>” of configurations of the parameter *pChannels* for both CCs. For example, only row 1 in Table 4 has to be considered if both CCs are single channel CCs, only row 4 has to be considered if both CCs are dual channel CCs. Notation used for the set *pChannels*<sub>Source,Sink</sub>: “(*pChannels* for Source:CC, *pChannels* for Sink:CC)”. For example “(A,A&B)” means that the source CC is set to single channel mode with *pChannels*=A and the sink CC is set to dual channel mode with *pChannels*=A&B.

**Table 4 — Configurations of pChannels for both CCs, depending on whether each CC (Source and Sink) is a single channel or a dual channel one**

Row	Source CC	Sink CC	Number of runs of the “TT-E” tests and the set of configurations for pChannels
1	single channel	single channel	Four runs with $pChannels_{Source,Sink} = \{(A,A),(A,B),(B,A),(B,B)\}$
2	single channel	dual channel	Six runs with $pChannels_{Source,Sink} = \{(A,A),(A,B),(B,A),(B,B),(A,A\&B),(B,A\&B)\}$
3	dual channel	single channel	Six runs with $pChannels_{Source,Sink} = \{(A,A),(A,B),(B,A),(B,B),(A\&B,A),(A\&B,B)\}$
4	dual channel	dual channel	Nine runs with $pChannels_{Source,Sink} = \{(A,A),(A,B),(B,A),(B,B),(A,A\&B),(B,A\&B),(A\&B,A),(A\&B,B),(A\&B,A\&B)\}$

NOTE The following statement is valid for both CCs (source and sink CC): If the CC is a dual channel CC and it is set to single channel mode ( $pChannels=A$  or  $pChannels=B$ ), the not configured channel shall be tested for inactivity. If  $pChannels=A$ , channel B is “not configured”; if  $pChannels=B$ , channel A is “not configured.”

#### 6.7.4 Requirements on clock synchronisation and wakeup

The following shall be considered in dual channel test execution (i.e., if  $pChannels = A\&B$ ):

- All test cases specified in 7.4 shall be executed in three instances: in instance 1 the LT simulates its frames on channel A, in instance 2 the LT simulates its frames on channel B, and in instance 3 the LT simulates its frames on both channels.
- All test cases specified in 7.5 shall be executed twice, first with  $pWakeupChannel = A$  and second with  $pWakeupChannel = B$ .

Exceptions to this and additional instructions in dual channel test executions are specified per test case and at the beginning of 7.4 and 7.5.

#### 6.7.5 Basic configurations

All test cases, which are to be executed according to 6.7.1 through 6.7.3, shall be executed with all five basic configurations 1a, 1b, 2a, 2b, and 3. The five basic configurations represent the combination of mandatory bit rates and microtick lengths.

Table 5 holds the simplified five basic configurations and Clause 8 lists the basic configurations in detail with all relevant parameters.

**Table 5 — Simplified basic configurations: bit rates and microtick lengths**

Basic Configuration	1a	1b	2a	2b	3
Bit Rate [Mbit/s]	10	10	5	5	2,5
$pdMicrotick$ [ $\mu s$ ]	0,025	0,0125	0,025	0,05	0,05

#### 6.7.6 Modifications, variants, instances

A test case can have modifications of the basic configurations, variants, and instances (see 7.1 for more details). For each test case, all defined modifications, variants, and instances shall be executed.

## 7 Conformance test cases

### 7.1 General statements and test case structure

#### 7.1.1 General statements

All following general statements are valid for all test cases, unless otherwise specified in the individual test case.

— **Single channel test execution:**

A test case is in “single channel test execution” if it is executed with *pChannels=A* or *pChannels=B*. In single channel test execution, the stimulus and all channel dependent verifications shall be applied only for the channel configured by *pChannels*. If the IUT is a dual channel CC, the “not configured” channel shall be tested for inactivity. If *pChannels=A*, channel B is “not configured”; if *pChannels=B*, channel A is “not configured”.

— **Dual channel test execution:**

A test case is in “dual channel test execution” if it is executed with *pChannels=A&B*. In dual channel test execution, the stimulus shall be applied to both channels symmetrically and all channel dependent verifications shall be applied for both channels.

The phrase “For dual channel test execution <instructions>” means that the <instructions> shall be considered if the test case is executed with *pChannels=A&B*. Examples: “For dual channel test execution it is verified (LT) that the non-wakeup channel stays idle throughout the entire test.”, “For dual channel test execution the test has to be performed in three instances.”

— **Respective channel(s)” and “available channel(s):**

The phrases “respective channel(s)” and “available channel(s)” reflect the channel(s) on which the LT applies its stimuli.

— **Reset:**

A statement similar to “The UT resets the IUT” means that the UT resets the IUT and waits at least for the implementation specific delay to allow the IUT finishing the reset process. After reset, the IUT is in POC:default config.

— **Multiple communication elements in a slot:**

If the LT simulates multiple communication elements, e.g. frames and symbols, within a single slot, those communication elements have to be separated by at least 11 \* *gdBit* in order to enable the IUT to differentiate them.

— **Default frame content:**

The default frame contents for frames simulated by the LT or transmitted by the IUT are defined as follows unless otherwise specified in the test case or preamble. After the execution of the preamble, the LT continues with the simulation of valid frames in the used slots of the preamble, unless otherwise specified.



Table 6 defines the default frame contents.

**Table 6 — Default frame contents**

Default frame contents		
Segment	static	dynamic
Reserved bit	0	0
Payload preamble indicator	0	0
Null frame indicator	1	1
Sync frame indicator	0	0
Startup frame indicator	0	0
Payload length	<i>gPayloadLengthStatic</i>	1
Payload data on channel A	all bytes set to 0x00	byte 0: 0xCC and byte 1: 0x33
Payload data on channel B	all bytes set to 0x00	byte 0: 0xCC and byte 1: 0x33
Cycle Count	current cycle count	

— **Check / verify:**

Each test case consists of a preamble, a test execution, and a postamble (see 7.2). The phrase “It is checked that ...” is a “check statement” and it is used in the preamble and postamble. The phrase “It is verified that ...” is a “verify statement” and it is used in test execution. If a “check statement” fails, the setup state for the testing part cannot be reached as required. Therefore the test cannot be performed as specified and the test case is not passed. If a “verify statement” fails the test case is failed.

— **Pass criteria:**

The intention of the section “Pass criteria” in the test cases is to summarize the “verify statements” of the test execution. The section does not imply additional “check statements” or “verify statements”.

— **Implicit checks:**

Implicit checks can be optionally performed in all test cases during preamble, test execution and postamble, even if these checks are not specified in the test case. If an implicit check fails, the test case is not prevented from being passed, but it can be treated as a hint that there might be an unintended behaviour within the IUT.

Although the implicit checks are not specified in very detail within this conformance test specification, they need to be implemented conform to the data link layer specification.

Implicit checks include (there can be more implicit checks):

- It is continuously checked (LT) that the IUT transmits nothing (i.e., TxD=high and TxEN=high on any channels supported by the IUT) between reset (as defined in ISO 17458-2) and the first time the UT issues the CHI\_RUN command or the CHI\_WAKEUP command.
- It is checked (LT) that the IUT transmits no communication elements in not assigned slots.
- If interrupt requests are globally enabled and interrupt requests for (one ore more) specific interrupt source(s) are enabled, then it is checked that whenever the interrupt requests are generated, the interrupt status indication flags for the enabled source(s) are set. This implicit check shall be performed according to ISO 17458-2 subclause "Interrupt service".

— **Not passed or failed test cases:**

Once a test case is not passed or has failed during conformance testing, the test result (failed or not passed) can only be modified after re-running the test case if:

- the implementation of the test case has been modified so that the implementation follows the specification of the test case, or
- the implementation of the test environment has been modified, or
- the IUT has been modified, or
- the specification of the test case has been modified and this modification has been accepted. Afterwards, the implementation of the test case shall be modified according to the modification of the test case specification.

— **Channel status:**

All channel specific status variables (e.g. flags, indicators, counters etc.) have to be verified on a per-channel basis for the active channel(s).

— **Aggregated channel status:**

Unless otherwise specified, in test cases which use the aggregated channel status for verification purposes, the aggregated channel status has to be cleared either in the NIT of every cycle (respectively after its verification in the NIT) except, for test cases in 7.2.2 test purpose at the end of the last static slot of every cycle.

— **Slot Status:**

To verify the slot status for an specific slot on a channel a receive buffer shall be configured by the UT in the IUT, if a buffer configuration is not explicitly stated in the test case.

— **Message buffers for transmission of frames:**

If a frame shall be transmitted in a specific slot, then a message buffer shall be configured for this slot even if the message buffer is not explicitly configured in the test case.

— **Message buffers for reception of frames:**

If a frame shall be received in a specific slot, then a message buffer shall be configured for this slot even if the message buffer is not explicitly configured in the test case.

— **Tolerance window:**

A statement similar to "The LT starts to simulate startup frames  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN" defines a tolerance window of  $\pm 0,25 * gdCycle$  during which the LT has to start its simulation. The exact point in time at which the LT begins its simulation is not relevant for the correct test execution and therefor left free for the test implementer.

—  **$\xi$  and  $\xi_{IUT}$ :**

In a statement like "It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 12 and slot 1 / cycle 13 is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .", the term " $\xi + \xi_{IUT}$ " defines a tolerance of [-7; 6]  $\mu T$ . I.e. the time interval between the two frames sent by the IUT, which is measured by the LT is allowed to deviate by [-7; 6]  $\mu T$ .

In contrast, if  $\xi_{IUT}$  is used in combination with a verification window, like "[0; 100]  $\mu T + \xi_{IUT} \mu T$ ", this means that the verification window from the point of view of the test environment has to be reduced accordingly, because of the allowed deviation of IUTs clock and test environments clock. This leads for the given example "[0; 100]  $\mu T + \xi_{IUT} \mu T$ " to an allowed window of [5; 94]  $\mu T$  in test environments view.

— **Verification window:**

A statement similar to "It is verified (UT) that the IUT is in the *POC:initialize schedule* state  $gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN." defines a verification window during which the UT shall do the specified verification once (here: verification that IUT is in the *POC:initialize schedule*). The exact point in time within the verification window at which the UT does the verification is irrelevant for the correct test execution and therefor is left free to the test implementation.

A verification window is also be defined by statements like “In cycle 8, within interval  $t_{AW}$  after  $t_0$  it shall be verified ...” with “ $t_{AW} \in [0, 500] \mu T$ ”. In this case, the verification window starts at  $t_0$  and ends at  $t_0+500 \mu T$ .

- The clock deviation ( $\xi_{IUT}$ ) has to be considered in all verification windows (for LT and UT) by reducing the windows accordingly.
- **Detecting low simultaneously:**  
 A phrase like “It is verified (LT) that the TxEN output and TxD output become low simultaneously” allows a time tolerance of  $1 \sigma T$  for detecting low at both outputs due to allowed fall times at the outputs and logic thresholds of the LT. Let  $t_0\_TxEN$  be the time when low of the TxEN output is detected by the LT and let  $t_0\_TxD$  be the time when low of the TxD output is detected by the LT. Then the tolerance of  $1\sigma T$  means that the absolute difference between  $t_0\_TxEN$  and  $t_0\_TxD$  shall be at most  $1\sigma T$ , i.e.,  $|t_0\_TxEN - t_0\_TxD| \leq 1 \sigma T$ .
- **Clock of the LT:**  
 Unless otherwise specified, the LT does not perform a clock correction but statically applies its communication elements as specified in the test cases.  
 Depending on the startup scenario of the test case either LT or IUT starts the schedule. If LT initiates the communication the IUT aligns with the given schedule. However, if IUT starts the communication the LT is aware of the expected IUT’s start of schedule.  
 In some test cases LT’s time is shifted by starting the next cycle earlier or later. In these test cases the order of test steps is important for the referenced time: test steps before the instruction to shift the schedule refer to the LT time before the shift, test steps after this instruction refer to the LT time after the shift. Statements to shift the simulated frames, however, do not influence LT’s clock.
- **Protocol related points in time:**  
 Although the LT does not perform clock correction the clock correction algorithm in the IUT makes sure that the clocks of the LT and the IUT are synchronized. Therefore, for the verification timings relative to the cycle start, to the NIT and to similar protocol-related points in time LT’s schedule shall be taken as the references point. The allowed clock deviation between IUT and LT,  $\xi_{IUT}$ , has to be considered for the verification timing by shortening the verification windows accordingly.  
 However, in some testcases LT’s schedule is shifted in order to test the FlexRay clock correction algorithm. In these test cases IUT’s schedule and LT’s schedule differ for a number of cycles. To fit the requested verification timings in these cycles, valid verification windows are specified in both IUT’s time and in LT’s time. Due to simplification of the test description these verification windows may differ in start point or in size, but are valid by all means.
- **Execution time of test step:**  
 Each single test step shall be executed at the given time or within the given time window. If now timing is specified for a test step, the test step shall be executed immediately after completion of the previous test step.
- **LT transmission timing:**  
 Frames and symbols transmitted by the LT shall start at the according action point of the given slot or segment, unless otherwise specified. I.e. a statement like “... the LT simulates a frame in slot 1 ...” means that the LT starts the transmission at the action point of communication slot 1. The same principle applies to symbols transmitted in the symbol window.
- **Parameter value vs. preamble and test case:**  
 If the value of a parameter is defined in the preamble (Preamble I, II, III, IV) and in the test case itself (e.g., in the Configuration section of the test case), then the value as defined in the test case itself always supersedes the value as defined in the preamble.
- **Sampletick / Microtick / Macrotick:**  
 The abbreviation “ $\sigma T$ ” stands for sampletick and “ $\sigma T$ ” is equivalent to the parameter *gdSampleClockPeriod*. The abbreviation “MT” stands for macrotick and “MT” is equivalent to the parameter *gdMacrotick*. The abbreviation “ $\mu T$ ” stands for microtick and “ $\mu T$ ” is equivalent to the parameter *pdMicrotick*.

**7.1.2 Test case structure**

Each test case is structured by eight titles.

In the following, details and examples for each of these titles (ordered list) are given.

— **Test name**

Descriptive name of the test.

— **Test purpose**

Short description of which requirement of the FlexRay Protocol Specification is tested.

— **Applicability**

The following three applicability classes are available:

- SC: Single channel test case, i.e. applicable if *pChannels* = A or *pChannels* = B
- DC: Dual channel test case, i.e., applicable if *pChannels* = A&B
- TT-E: Time triggered external test case., i.e., applicable if the pair of CCs (source and sink CCs ) offers the TT-E option

NOTE A test case might be applicable to more than one class, e.g., an applicability of “SC,DC” means that the test case is applicable if *pChannels* = A, *pChannels* = B, or *pChannels* = A&B.

— **Configuration**

The configuration section addresses the configuration of the parameters. If parameters need to be modified for the test execution, the modified parameter values are explicitly stated in the test case within a modification table. If modifications are used in a test case, the test case has to be executed for all modifications.

**Different modification tables to basic configurations:**

Table 7 defines one modification, valid for all basic configurations.

**Table 7 — One modification, valid for all basic configurations**

Parameter	Modification
<i>pKeySlotID</i>	2

Table 8 defines the set of modifications (numbered with Roman letters I, II, III, ...), valid for all basic configurations.

**Table 8 — Set of modifications (numbered with Roman letters I, II, III, ...), valid for all basic configurations**

Parameter	Modification		
	I	II	III
<i>pAllowPassiveToActive</i>	1	16	31
<i>pAllowHaltDueToClock</i>	false		

Table 9 defines the set of modifications, depending on the basic configurations.

**Table 9 — Set of modifications, depending on the basic configurations**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdStaticSlot [MT]</i>	42	40	68
<i>gNumberOfStaticSlots</i>	70	37	21
<i>gPayloadLengthStatic [two-byte word]</i>	1		
<i>gdNIT [MT]</i>	49	17	33

— **Preamble (setup state)**

In this subclause the necessary actions are defined to drive the IUT from the stable state (i.e. reset state) to the initial state for test execution. Four preambles (I, II, III, and IV) are defined in 7.8.4.4 Test purpose with IUT as following coldstart node, as leading coldstart node, as integrating node and as time gateway source / sink node. In some test cases, the preambles are modified slightly.

— **Test execution**

Test execution is organized in steps of taking actions by UT or LT and the verification of correct IUT's reaction and IUT's behaviour .

**Dependency on modifications:**

If parameter modifications are used and the execution of a test step depends on a certain modification, this dependency is marked by roman letters in brackets, i.e., "(I)", "(II)" or "(I,II)".

EXAMPLE

Line 1: 1. In cycle 9, the LT simulates its frame in slot 1 with a payload length in the frame header equal to

Line 2: (I) *gPayloadLengthStatic* + 1

Line 3: (II, III) *gPayloadLengthStatic*

In this example, the test step 1 (lines 1-3) depends on the parameter modifications, i.e., line 2 is to be executed for modification I, line 3 is to be executed for modifications II and III.

### Variants:

If the execution of a test step depends on a certain variant, this dependency is marked by lower Latin letters in brackets, i.e., "(a)", "(b)", "(c)", etc. If variants are used in a test case, the test case has to be executed for all variants.

Line 1: 1. In cycle 16, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the counter  $vAllowPassiveToActive = 0$  ( $pAllowPassiveToActive - 1$ ) and that

Line 2: (a, b) the IUT stays in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and

Line 3: (c) the IUT has returned to the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and has set the  $vPOC!ErrorMode$  to ACTIVE.

In this example, the test step 1 (lines 1-3) depends on the variants, i.e., line 2 is to be executed for variants (a) and (b), line 3 for variant (c).

### Instances:

In some test case, instances are used. In the following, two examples for instances are given.

#### EXAMPLE 1:

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

#### EXAMPLE 2:

##### Test instance 1:

- In cycles 7 to 9, the LT simulates its startup frame in slot 2.
- In cycle 7, it is verified (UT) that  $vPOC!CHI!HaltRequest = false$ .
- The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- ...

##### Test instance 2:

- In cycles 7 to 9, the LT simulates its startup frame in slot 2.
- In cycle 7, it is verified (UT) that  $vPOC!CHI!HaltRequest = false$ .
- At the beginning of cycle 8, the UT issues the CHI command DEFERRED\_HALT.
- etc.

A test case shall be executed for all given instances.

### Notes on modifications, variants, and instances:

In some test cases, modifications, variants, and instances are used in combinations in a nested way, e.g., two modifications (I and II) and three variants (a), (b), and (c) which gives in total  $2 * 3 = 6$  test executions for this example.

— **Postamble**

Description of the test steps defining how to drive the IUT into a final definite state.

— **Pass criteria**

Short description of the test pass criteria.

**7.2 Receive data**

**7.2.1 Static segment**

**7.2.1.1 TSS**

— **Test purpose**

Verify recognition of the transmission start sequence TSS in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications in Table 10, Table 11 and Table 12.

**Table 10 — Modification to basic configuration 1a and 1b for static segment – receive data**

Parameter	Modification to basic configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [ <i>gdBit</i> ]	77	97	105	77	97	105
<i>gdTSSTransmitter</i> [ <i>gdBit</i> ]	1 <sup>a</sup>	11	15	1 <sup>a</sup>	11	15
<i>pDecodingCorrection</i> [ $\mu T$ ]	12	52	68	24	104	136
<i>pMacroInitialOffset</i> [A,B] [ <i>MT</i> ]	5	6		5	6	
<i>pMicroInitialOffset</i> [A,B] [ $\mu T$ ]	23		7	46		14
<sup>a</sup> <i>gdTSSTransmitter</i> = 1 [ <i>gdBit</i> ] which is an intentional protocol constraints violation						

**Table 11 — Modification to basic configuration 2a and 2b for static segment – receive data**

Parameter	Modification to basic configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [ <i>gdBit</i> ]	70	80	84	70	80	84
<i>gdTSSTransmitter</i> [ <i>gdBit</i> ]	1 <sup>a</sup>	6	8	1 <sup>a</sup>	6	8
<i>pDecodingCorrection</i> [ $\mu$ T]	24	64	80	12	32	40
<i>pMacroInitialOffset</i> [A,B] [MT]	4		5	4		5
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	46	6	70	23	3	35

<sup>a</sup> *gdTSSTransmitter* = 1 [*gdBit*] which is an intentional protocol constraints violation

**Table 12 — Modification to basic configuration 3 for static segment – receive data**

Parameter	Modification to basic configuration		
	3		
	I	II	III
<i>gdCASRxLowMax</i> [ <i>gdBit</i> ]	66	72	74
<i>gdTSSTransmitter</i> [ <i>gdBit</i> ]	1 <sup>a</sup>	4	5
<i>pDecodingCorrection</i> [ $\mu$ T]	24	48	56
<i>pMacroInitialOffset</i> [A,B] [MT]	4	5	
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	6	22	14

<sup>a</sup> *gdTSSTransmitter* = 1 [*gdBit*] which is an intentional protocol constraints violation

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) The LT simulates its frame in slot 1 with a TSS length of  
 $3 / 8$  [*gdBit*] in cycle 8,  
 $1$  [*gdBit*] in cycle 9,  
*gdTSSTransmitter* [*gdBit*] in cycle 10,  
*gdTSSTransmitter* +  $2 + 3 / 8$  [*gdBit*] in cycle 11, and  
*gdTSSTransmitter* +  $3$  [*gdBit*] in cycle 12.
- 2) In the NIT of cycle 8, it is verified (UT) that the syntax error flag / indicator is true and that the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status.
- 3) In the NIT of cycles 9, 10 and 11, it is verified (UT) that the syntax error flag / indicator is false and that the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status.
- 4) In the NIT of cycle 12, it is verified (UT) that the syntax error flag / indicator is true and that the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status.



— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the valid frame flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

**7.2.1.2 Reserved bit**

— **Test purpose**

Verify reception of the reserved bit in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.


— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in slot 1 with the reserved bit set to '0' and it is verified (UT) that the reserved bit *vRF!Header!Reserved* is '0' in the frame contents data in the NIT of this cycle.
- 2) In cycle 9, the LT simulates its frame in slot 1 with the reserved bit set to '1' and it is verified (UT) that the reserved bit *vRF!Header!Reserved* is '1' in the frame contents data in the NIT of this cycle.
- 3) In cycle 10, the LT simulates its frame in slot 1 with the reserved bit set to '0' and it is verified (UT) that the reserved bit *vRF!Header!Reserved* is '0' in the frame contents data in the NIT of this cycle.

Figure 6 depicts the reserved bit.



**Figure 6 — Reserved bit**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The reserved bit *vRF!Header!Reserved* in the frame contents data is set accordingly.

### 7.2.1.3 Payload preamble indicator

— **Test purpose**

Verify reception of the payload preamble indicator in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in slot 1 with the payload preamble indicator set to '0' and the null frame indicator set to '1'. It is verified (UT) that the payload preamble indicator *vRF!Header!PPIndicator* is '0' in the frame contents data in the NIT of this cycle. It is also verified (UT) that the valid frame flag / indicator is true and the content error flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 9, the LT simulates its frame in slot 1 with the payload preamble indicator set to '1' and the null frame indicator set to '1'. It is verified (UT) that the payload preamble indicator *vRF!Header!PPIndicator* is '1' in the frame contents data in the NIT of this cycle. It is also verified (UT) that the valid frame flag / indicator is true and the content error flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle.
- 3) In cycle 10, the LT simulates its frame in slot 1 with the payload preamble indicator set to '0' and the null frame indicator set to '1'. It is verified (UT) that the payload preamble indicator *vRF!Header!PPIndicator* is '0' in the frame contents data in the NIT of this cycle. It is also verified (UT) that the valid frame flag / indicator is true and the content error flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 10.
- 4) In cycle 11, the LT simulates its frame in slot 1 with the payload preamble indicator set to '1', the null frame indicator set to '0' and all payload bytes set to 0x00. It is verified (UT) that the valid frame flag / indicator is false and the content error flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 10.

Figure 7 depicts the payload preamble indicator.




Figure 7 — Payload preamble indicator

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The payload preamble indicator *vRF!Header!PPIndicator* in the frame contents data is set accordingly and additionally the content error flag / indicator and the valid frame flag / indicator are set accordingly in the slot status data and in the aggregated channel status. The IUT does not update the frame contents data upon reception of an invalid frame.

**7.2.1.4 Null frame indicator**

— **Test purpose**

Verify reception of the null frame indicator in the static segment. Verify that the IUT does not update frame contents data upon reception of a null frame.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.


— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in slot 1 with the null frame indicator set to '1'. It is verified (UT) that the flag *vSS!NFIndicator* is '1' in the slot status data of slot 1 in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.
- 2) In cycle 9, the LT simulates its frame in slot 1 with the null frame indicator set to '0' and all payload bytes set to 0x00. It is verified (UT) that the flag *vSS!NFIndicator* is '0' in the slot status data of slot 1 in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.
- 3) In cycle 10, the LT simulates its frame in slot 1 with the null frame indicator set to '1'. It is verified (UT) that the flag *vSS!NFIndicator* is '1' in the slot status data of slot 1 in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 10.

Figure 8 depicts the null frame indicator.



**Figure 8 — Null frame indicator**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The flag *vSS!NFIndicator* in the slot status data is set accordingly. The IUT does not update frame contents data upon reception of a null frame.

**7.2.1.5 Sync frame indicator**

— **Test purpose**

Verify reception of the sync frame indicator in the static segment and the correct error indication in case of the reception of a startup frame having its sync frame indicator set to '0'.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications in Table 13.

**Table 13 — Modification to basic configuration for static segment – sync frame indicator**

Parameter	Modification
<i>gMaxWithoutClockCorrectionFatal</i>	15
<i>gMaxWithoutClockCorrectionPassive</i>	15

— **Preamble (setup state)**

Preamble I.

— **Test execution**

$t_{AW} \in [0, 500] \mu\text{T}$

Depending on the considered channel(s) the respective received or transmitted sync frames lists shall be verified in the test execution.

- 1) In cycle 8, the LT simulates its startup frame with the sync frame indicator set to '1' and matching header CRC.
- 2) In the symbol window of cycle 8, it is verified (UT) that the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 2 (the IUT's startup frame ID) and the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 1 (the LT's startup frame ID).
- 3) In the NIT of cycle 8, it is verified (UT) that the sync frame indicator *vRF!Header!SyFIndicator* in the frame contents data is '1' and the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status.
- 4) The UT clears the aggregated channel status after its verification.
- 5) In cycle 8, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacroTICK / pdMicroTICK \mu\text{T}$ , it is verified (UT) that the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 2 the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 1 and the number of valid sync frames received and transmitted in the even and in the odd communication cycles is 2.
- 6) In cycle 9, the LT simulates its startup frame with the sync frame indicator set to '0' and matching header CRC.
- 7) In the symbol window of cycle 9, it is verified (UT) that the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 2 and the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 1.
- 8) In the NIT of cycle 9, it is verified (UT) that the sync frame indicator *vRF!Header!SyFIndicator* in the frame contents data is '1' (invalid frame received and therefore not updated) and the content error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status. The UT clears the aggregated channel status after its verification.
- 9) In cycle 9, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacroTICK / pdMicroTICK \mu\text{T}$ , it is verified (UT) that the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 2, the received or transmitted sync frames list for even cycle contains the frame ID 1, the

received or transmitted sync frames list for odd cycle does not contain the frame ID 1, the number of valid sync frames received and transmitted in the even communication cycle is 2 and the number of valid sync frames received and transmitted in the odd communication cycle is 1.

- 10) In cycle 10, the LT simulates a static frame instead of a startup frame in slot 1.
- 11) In the symbol window of cycle 10, it is verified (UT) that the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 2, the received or transmitted sync frames list for even cycle contains the frame ID 1 and the received or transmitted sync frames list for odd cycle does not contain the frame ID 1.
- 12) In the NIT of cycle 10, it is verified (UT) that the sync frame indicator *vRF!Header!SyFIndicator* in the frame contents data is '0' and the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status. The UT clears the aggregated channel status after its verification.
- 13) In cycle 10, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$ , it is verified (UT) that the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 2, the received or transmitted sync frames lists for even and for odd cycles do not contain the frame ID 1 and the number of valid sync frames received and transmitted in the even and in the odd communication cycles is 1.
- 14) In cycle 11, the LT simulates its startup frame with the sync frame indicator set to '1' and matching header CRC.
- 15) In the symbol window of cycle 10, it is verified (UT) that the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 2 and the received or transmitted sync frames lists for even and for odd cycles do not contain the frame ID 1.
- 16) In the NIT of cycle 11, it is verified (UT) that the sync frame indicator *vRF!Header!SyFIndicator* in the frame contents data is '1' and the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status. The UT clears the aggregated channel status after its verification.
- 17) In cycle 11, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$ , it is verified (UT) that the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 2, the received or transmitted sync frames list for odd cycle contains the frame ID 1, the received or transmitted sync frames list for even cycle does not contain the frame ID 1, the number of valid sync frames received and transmitted in the even communication cycle is 1 and the number of valid sync frames received and transmitted in the odd communication cycle is 2.
- 18) In cycle 12, the LT simulates its startup frame with the sync frame indicator set to '1' and matching header CRC.
- 19) In the symbol window of cycle 12, it is verified (UT) that the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 2, the received or transmitted sync frames list for odd cycle contains the frame ID 1, the received or transmitted sync frames list for even cycle does not contain the frame ID 1, the number of valid sync frames received and transmitted in the even communication cycle is 1 and the number of valid sync frames received and transmitted in the odd communication cycle is 2.
- 20) In the NIT of cycle 12, it is verified (UT) that the sync frame indicator *vRF!Header!SyFIndicator* in the frame contents data is '1' and the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status. The UT clears the aggregated channel status after its verification.
- 21) In cycle 12, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$ , it is verified (UT) that the received or transmitted sync frames lists for even and for odd cycles contain the frame ID 2, the received or transmitted sync frames lists for even and for odd cycles contain the

frame ID 1 and the number of valid sync frames received and transmitted in the even and in the odd communication cycles is 2.

Figure 9 depicts the sync frame indicator.




Figure 9 — Sync frame indicator

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The content error flag / indicator and the valid frame flag / indicator in the slot status data and in the aggregated channel status, the number of sync frames, the received or transmitted sync frames lists and the sync frame indicator *vRF!Header!SyFIndicator* in the frame contents data are set accordingly.

**7.2.1.6 Startup frame indicator**

— **Test purpose**

Verify reception of the startup frame indicator in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.


— **Test execution**

- 1) In cycle 8, the LT simulates its startup frame with the startup frame indicator set to '1', the sync frame indicator set to '1' and matching header CRC. It is verified (UT) that the startup frame indicator *vRF!Header!SuFIndicator* in the frame contents data is '1', the valid frame flag / indicator is true and

the content error flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle.

- 2) In cycle 9, the LT simulates its startup frame with the startup frame indicator set to '0', the sync frame indicator set to '1' and matching header CRC. It is verified (UT) that the startup frame indicator *vRF!Header!SuFIndicator* in the frame contents data is '0', the valid frame flag / indicator is true and the content error flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle.
- 3) In cycle 10, the LT simulates its startup frame with the startup frame indicator set to '1', the sync frame indicator set to '1' and matching header CRC. It is verified (UT) that the startup frame indicator *vRF!Header!SuFIndicator* in the frame contents data is '1', the valid frame flag / indicator is true and the content error flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle.

Figure 10 depicts the startup frame indicator.



**Figure 10 — Startup frame indicator**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The content error flag / indicator in the slot status data and in the aggregated channel status and the startup frame indicator *vRF!Header!SuFIndicator* in the frame contents data are set accordingly.

**7.2.1.7 Frame ID**

— **Test purpose**

Verify reception of the frame ID in the static segment. Verify that the IUT does not update frame contents data upon reception of invalid frames.

— **Applicability**

SC, DC.



— **Configuration**

All basic configurations using the modifications as listed in Table 14.

**Table 14 — Modification to basic configuration for static segment – frame ID**

Parameter	Modification
<i>gMaxWithoutClockCorrectionFatal</i>	3

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame with the frame ID set to 1 and matching header CRC. It is verified (UT) that the frame ID *vRF!Header!FrameID* is 1 in the frame contents data, the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle. It is also verified (UT) that the remainder of the frame contents data of slot 1 in the IUT corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.
- 2) In cycle 9, the LT simulates its frame with the frame ID set to 0, matching header CRC and with the payload 0x55 in byte 0 and 0xAA in byte 1. It is verified (UT) that the content error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot 1 in the IUT is not updated and corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.
- 3) In cycle 10, the LT simulates its frame with the frame ID set to 2, matching header CRC and with the payload 0x55 in byte 0 and 0xAA in byte 1. It is verified (UT) that the content error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot 1 in the IUT is not updated and corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.
- 4) In cycle 11, the LT simulates its frame with the frame ID set to 1, matching header CRC and with the payload 0x55 in byte 0 and 0xAA in byte 1. It is verified (UT) that the frame ID *vRF!Header!FrameID* is 1 in the frame contents data, the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle. It is also verified (UT) that the remainder of the frame contents data of slot 1 in the IUT corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 11.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The content error flag / indicator and the valid frame flag / indicator in the slot status data and in the aggregated channel status and the frame ID *vRF!Header!FrameID* in the frame contents data are set accordingly. The IUT does not update frame contents data upon reception of invalid frames.

**7.2.1.8 Payload length**

— **Test purpose**

Verify reception of payload length in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 15.

**Table 15 — Modification to basic configurations for static segment – payload length**

Parameter	Modification to Basic Configurations								
	1a & 1b			2a & 2b			3		
	I	II	III	I	II	III	I	II	III
<i>gdStaticSlot [MT]</i>	274			271			331		
<i>gNumberOfStaticSlots</i>	10			5			4		
<i>gPayloadLengthStatic [two-byte word]</i>	0	64	127	0	64	127	0	64	76
<i>gdNIT [MT]</i>	249			141			137		
<i>gdActionPointOffset [MT]</i>	4			4			3		
<i>pMacroInitialOffset[A] [MT]</i>	6			5			5		
<i>pMacroInitialOffset[B] [MT]</i>	6			5			5		
<i>gMaxWithoutClockCorrectionFatal</i>	3			3			3		

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in slot 1 with a payload length in the frame header equal to *gPayloadLengthStatic*. It is verified (UT) that the length field *vRF!Header!Length* in the frame contents data equals *gPayloadLengthStatic*, the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle.
- 2) In cycle 9, the LT simulates its frame in slot 1 with a payload length in the frame header equal to:
  - (I, II) *gPayloadLengthStatic* + 1.
  - (III) *gPayloadLengthStatic*.
- 3) In the NIT of cycle 9, it is verified (UT)
  - (I, II) that the frame contents data of slot 1 was not updated, that the content error flag / indicator is true and that the valid frame flag / indicator is false.

- (III) that the frame contents data was updated, that the content error flag / indicator is false and that the valid frame flag / indicator is true

in the slot status data of slot 1 and in the aggregated channel status.

- 4) In cycle 10, the LT simulates its frame in slot 1 with a payload length in the frame header equal to

(II, III)  $gPayloadLengthStatic - 1$ .

(I)  $gPayloadLengthStatic$ .

- 5) In the NIT of cycle 10, it is verified (UT)

(II, III) that the frame contents data of slot 1 was not updated, that the content error flag / indicator is true and that the valid frame flag / indicator is false

(I) that the frame contents data of slot 1 was not updated, that the content error flag / indicator is false and that the valid frame flag / indicator is true

in the slot status data of slot 1 and in the aggregated channel status.

- 6) In cycle 11, the LT simulates its frame in slot 1 with a payload length in the frame header equal to  $gPayloadLengthStatic$ . It is verified (UT) that the length field  $vRF!Header!Length$  in the frame contents data equals  $gPayloadLengthStatic$ , the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The content error flag / indicator and the valid frame flag / indicator in the slot status data and in the aggregated channel status and the length field  $vRF!Header!Length$  in the frame contents data are set accordingly.

### 7.2.1.9 Cycle count

— **Test purpose**

Verify reception of the cycle counter in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in slot 1 with the cycle counter set to 8. It is verified (UT) that the cycle counter *vRF!Header!CycleCount* is 8 in the frame contents data of slot 1, the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle.
- 2) In cycle 9, the LT simulates its frame in slot 1 with the cycle counter set to 7. It is verified (UT) that the cycle counter *vRF!Header!CycleCount* is 8 (holds the value from the previous cycle) in the frame contents data of slot 1, the content error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle.
- 3) In cycle 10, the LT simulates its frame in slot 1 with the cycle counter set to 10. It is verified (UT) that the cycle counter *vRF!Header!CycleCount* is 10 in the frame contents data of slot 1, the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The content error flag / indicator and the valid frame flag / indicator in the slot status data and in the aggregated channel status and the cycle counter *vRF!Header!CycleCount* in the frame contents data are set accordingly.

**7.2.1.10 Header CRC**

— **Test purpose**

Verify reception of the header CRC in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in slot 1 with a correct header CRC. It is verified (UT) that the header CRC *vRF!Header!HeaderCRC* in the frame contents data equals the header CRC send by the LT in slot 1 of cycle 8, and that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.
- 2) In cycle 9, the LT simulates its frame in slot 1 with the payload 0x55 in byte 0 and 0xAA in byte 1 and wrong header CRC (bit flip in the LSB of the header CRC). It is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.

- 3) In cycle 10, the LT simulates its frame in slot 1 with a correct header CRC. It is verified (UT) that the header CRC *vRF!Header!HeaderCRC* in the frame contents data equals the header CRC send by the LT in slot 1 of cycle 10, and that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 10.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the valid frame flag / indicator in the slot status data and in the aggregated channel status and the header CRC *vRF!Header!HeaderCRC* in the frame contents data are set accordingly. If the header CRC of a received frame is wrong, the syntax error flag / indicator has to be true and the frame contents data shall not be updated.

### 7.2.1.11 FSS / BSS

— **Test purpose**

Verify recognition of frame start sequence FSS and first byte start sequence BSS in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

The LT simulates an additional frame in static slot 3 with the reserved bit, the payload preamble indicator, the null frame indicator, the sync frame indicator and the startup frame indicator set to '0'.

- 1) In cycle 8, the LT simulates an additional frame in static slot 3 with FSS / BSS being the bit sequence 1-0. It is verified (UT) that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 9, the LT simulates an additional frame in static slot 3 with FSS / BSS being the bit sequence 1-1-0. It is verified (UT) that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status in the NIT of the cycle.
- 3) In cycle 10, the LT simulates an additional frame in static slot 3 with FSS / BSS being the bit sequence 1-1-1-0. It is verified (UT) that the syntax error flag / indicator is false that the valid frame flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status in the NIT of the cycle.
- 4) In cycle 11, the LT simulates an additional frame in static slot 3 with FSS / BSS being the bit sequence 1-1-1-1-0. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.

- 5) In cycle 12, the LT simulates an additional frame in static slot 3 with FSS / BSS as a single bit set to 0. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 6) In cycle 13, the LT simulates an additional frame in static slot 3 with FSS / BSS as a single bit set to 1. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 7) In cycle 14, the LT simulates an additional frame in static slot 3 with FSS / BSS being the bit sequence 0-1. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 8) In cycle 15, the LT simulates an additional frame in static slot 3 with FSS / BSS being the bit sequence 1-1. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 9) In cycle 16, the LT simulates an additional frame in static slot 3 with FSS / BSS being the bit sequence 1-0-0. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 10) In cycle 17, the LT simulates an additional frame in static slot 3 with FSS / BSS being the bit sequence 1-1-0-0. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the slot status data and in the aggregated channel status. The valid frame flag is set accordingly in the slot status data.

### 7.2.1.12 Payload

— **Test purpose**

Verify reception of payload data in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 16.

**Table 16 — Modification to basic configurations for static segment – payload**

Parameter	Modification to Basic Configurations														
	1a & 1b					2a & 2b					3				
	I	II	III	IV	V	I	II	III	IV	V	I	II	III	IV	V
<i>gdStaticSlot</i> [MT]	274					271					331				
<i>gNumberOfStaticSlots</i>	10					5					4				
<i>gPayloadLengthStatic</i> [two-byte word]	0	1	32	64	127	0	1	32	64	127	0	1	32	64	76
<i>gdNIT</i> [MT]	249					141					137				
<i>gdActionPointOffset</i> [MT]	4					4					3				
<i>pMacroInitialOffset</i> [A,B] [MT]	6					5					5				

— **Preamble (setup state)**

Preamble I.

Deviating from the preamble the LT's payload data is 0x01 in byte 0, 0x02 in byte 1, ..., 0xFE in byte 253. According to the applied payload length *gPayloadLengthStatic*, the LT has to accommodate its frames with respect to the payload length in the frame header and the number of payload bytes in the payload. E.g., if *gPayloadLengthStatic* = 32 two-byte words, the LT simulates its frames with the payload length set to 32 and the payload comprising byte 0 up to byte 63.

— **Test execution**

- 1) In the NIT of cycle 8, it is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status and that the received payload data *vRF!Payload* in the frame contents data equals the one transmitted by the LT. If the IUT is not able to receive the whole payload of the frame due to size restrictions of receive buffers, the received bytes – starting with byte 0 – are compared to the transmitted ones. Bytes at the end of the frame exceeding the buffer size may be dropped.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the slot status data and in the aggregated channel status and the received payload in the frame contents data equals the payload transmitted by the LT.

### 7.2.1.13 BSS

#### — Test purpose

Verify recognition of byte start sequence BSS in the static segment.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

Preamble I.

#### — Test execution

The LT simulates an additional frame in static slot 3 with the reserved bit, the payload preamble indicator, the null frame indicator, the sync frame indicator and the startup frame indicator set to '0'.

1) In cycle 8, the LT simulates an additional frame in static slot 3 with:

- (a) the BSS after the frame ID in the header segment,
- (b) the BSS after the first data byte Data 0 in the payload segment and
- (c) the BSS after the first CRC byte in the trailer segment

being the bit sequence 1-0. It is verified (UT) that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status in the NIT of the cycle.

2) In cycle 9, the LT simulates an additional frame in static slot 3 with:

- (a) the BSS after the frame ID in the header segment,
- (b) the BSS after the first data byte Data 0 in the payload segment and
- (c) the BSS after the first CRC byte in the trailer segment

being the bit sequence 0-1. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.

3) In cycle 10, the LT simulates an additional frame in static slot 3 with:

- (a) the BSS after the frame ID in the header segment,
- (b) the BSS after the first data byte Data 0 in the payload segment and
- (c) the BSS after the first CRC byte in the trailer segment

being the bit sequence 0-0. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.



- 4) In cycle 11, the LT simulates an additional frame in static slot 3 with:
- (a) the BSS after the frame ID in the header segment,
  - (b) the BSS after the first data byte Data 0 in the payload segment and
  - (c) the BSS after the first CRC byte in the trailer segment

being the bit sequence 1-1. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the slot status data and in the aggregated channel status. The valid frame flag is set accordingly in the slot status data.

**7.2.1.14 Frame CRC**

— **Test purpose**

Verify reception of frame CRC in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 17.

**Table 17 — Modification to basic configuration for static segment – frame CRC**

Parameter	Modification
<i>gMaxWithoutClockCorrectionFatal</i>	3

— **Preamble (setup state)**

Preamble I.

Deviating from the Preamble the LT's payload data is 0xAA in byte 0 and 0x55 in byte 1 and 0x00 in all other bytes.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in slot 1 correctly. It is verified (UT) that the syntax error flag / indicator is false and that the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 9, the LT simulates its frame in slot 1 with a bit flip in the first bit of the payload data within the frame without adaption of the frame CRC. It is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated

channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.

- 3) In cycle 10, the LT simulates its frame in slot 1 with the payload 0x55 in byte 0, 0xAA in byte 1 and 0x00 in all other bytes and a bit flip in the first bit of the frame CRC within the frame. In the NIT of this cycle it is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.
- 4) In cycle 11, the LT simulates its frame in slot 1 correctly. It is verified (UT) that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 11.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the valid frame flag / indicator are set accordingly in the slot status data and in the aggregated channel status. If the frame CRC of a received frame is wrong, the syntax error flag / indicator has to be true, the valid frame flag / indicator has to be false and the frame contents data shall not be updated.

### 7.2.1.15 FES

— **Test purpose**

Verify recognition of frame end sequence FES in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in slot 1 with FES being the bit sequence 0-1. It is verified (UT) that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.
- 2) In cycle 9, the LT simulates its frame in slot 1 with FES being the bit sequence 1-0. It is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 8.

- 3) In cycle 10, the LT simulates its frame in slot 1 with FES being the bit sequence 0-0. It is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 10.
- 4) In cycle 11, the LT simulates its frame in slot 1 with FES being the bit sequence 1-1. It is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot 1 corresponds to the contents of the frame as simulated by the LT in slot 1 of cycle 10.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the valid frame flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

#### 7.2.1.16 MTS

— **Test purpose**

Verify recognition of an MTS in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in static slot 1. 500  $\mu$ T after end of dynamic segment in this cycle and before cycle end, it is verified (UT) that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.
- 2) In cycle 9, the LT simulates a valid MTS in static slot 1. 500  $\mu$ T after end of dynamic segment in this cycle and before cycle end, it is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.
- 3) In cycle 10, the LT simulates its frame in static slot 1. 500  $\mu$ T after end of dynamic segment in this cycle and before cycle end, it is verified (UT) that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the valid frame flag / indicator in the slot status data and in the aggregated channel status and the flag *vSS!ValidMTS* in the symbol window status are set accordingly. If an MTS is received within the static segment, the syntax error flag / indicator has to be true, the valid frame flag / indicator has to be false and the flag *vSS!ValidMTS* has to be false.

**7.2.1.17 WUP**

— **Test purpose**

Verify the reception of a WUP in the static segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in static slot 1. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is false in the wakeup and startup status in the NIT of the cycle.
- 2) In cycle 9, the LT simulates a valid WUP (high-low-high-low-high phase) in static slot 1. The low phase has a length of *gdWakeupRxLow [gdBit]*, the high phase a length of *gdWakeupRxIdle [gdBit]*. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is false in the wakeup and startup status in the NIT of the cycle.
- 3) In cycle 10, the LT simulates its frame in static slot 1. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot 1 and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is false in the wakeup and startup status in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator in the slot status data and in the aggregated channel status, the wakeup status *vPOC!WakeupStatus* in the protocol operation control status and the wakeup pattern received indicator in the wakeup and startup status are set accordingly.

### 7.2.1.18 Complete valid frame

#### — Test purpose

Verify frame reception in the static segment during *POC:normal active* state and *POC:normal passive* state.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 18.

**Table 18 — Modification to basic configurations for static segment – complete valid frame**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	2
<i>gMaxWithoutClockCorrectionFatal</i>	3
<i>pAllowHaltDueToClock</i>	false

#### — Preamble (setup state)

Preamble I.

Deviating from the Preamble the LT simulates an additional non-sync frame in the static slot 3.

#### — Test execution

- 1) In cycle 8, the LT simulates its frame in slot 1 correctly. It is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 9 to 13, the LT stops transmission of its startup frame in slot 1 and continues sending the frame in slot 3.
- 3) In cycle 12, 500  $\mu$ T after cycles start and before start of slot 3, it is verified (UT) that the IUT is in the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*).
- 4) In the NIT of cycle 12 it is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The valid frame flag / indicator is set accordingly in the slot status data and in the aggregated channel status.

### 7.2.1.19 Complete valid frame too late

#### — Test purpose

Verify reception of a delayed frame crossing slot boundaries in the static segment and the associated slot status indication.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

$n_{ld} = 3$

#### — Preamble (setup state)

Preamble II.

#### — Test execution

The LT simulates an additional frame in static slot  $n_{ld}$  with the reserved bit, the payload preamble indicator, the null frame indicator, the sync frame indicator and the startup frame indicator set to '0' and all payload bytes set to 0x00.

- 1) In cycle 7, the LT simulates its frame in slot  $n_{ld}$  correctly.  
It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is false and the content error flag / indicator is false in the slot status data of slot  $n_{ld}$  and in the aggregated channel status in the NIT of the cycle.  
It is verified (UT) that the boundary violation flag / indicator is false in the slot status data of slot  $n_{ld}$  and slot  $n_{ld} + 1$  and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 8, the LT simulates its frame in slot  $n_{ld}$  delayed such that the last byte of the frame CRC starts at the boundary to slot  $n_{ld} + 1$  and that the frame causes a boundary violation.  
It is verified (UT) that the valid frame flag is false, the syntax error flag is false and the content error flag is false in the slot status data of slot  $n_{ld}$  and slot  $n_{ld} + 1$  in the NIT of the cycle.  
It is verified (UT) that the boundary violation flag / indicator is true in the slot status data of slot  $n_{ld}$  and slot  $n_{ld} + 1$  and in the aggregated channel status in the NIT of the cycle.  
It is verified (UT) that the valid frame indicator is true, the syntax error indicator is false, the content error indicator is false and the additional communication indicator is false in the aggregated channel status in the NIT of the cycle.
- 3) In cycle 9, the LT simulates its frame in slot  $n_{ld}$  delayed such that the frame ends  $5 * gdB\text{it}$  before the boundary to slot  $n_{ld} + 1$  causing a boundary violation during channel idle recognition.  
It is verified (UT) that the valid frame flag is true, the syntax error flag is false and the content error flag is false in the slot status data of slot  $n_{ld}$  in the NIT of the cycle.  
It is verified (UT) that the valid frame flag is false, the syntax error flag is false and the content error flag is false in the slot status data of slot  $n_{ld} + 1$  in the NIT of the cycle.  
It is verified (UT) that the boundary violation flag / indicator is true in the slot status data of slot  $n_{ld}$  and slot  $n_{ld} + 1$  and in the aggregated channel status in the NIT of the cycle.  
It is verified (UT) that the valid frame indicator is true, the syntax error indicator is false, the content error indicator is false and the additional communication indicator is true in the aggregated channel status in the NIT of the cycle.

- 4) In cycle 10, the LT simulates its frame in slot  $n_{ld}$  correctly.  
It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is false and the content error flag / indicator is false in the slot status data of slot  $n_{ld}$  and in the aggregated channel status in the NIT of the cycle.  
It is verified (UT) that the boundary violation flag / indicator is false in the slot status data of slot  $n_{ld}$  and slot  $n_{ld} + 1$  and in the aggregated channel status in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator, the boundary violation flag / indicator, the syntax error flag / indicator and the content error flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

### 7.2.1.20 Complete valid frame too late reaching dynamic segment

— **Test purpose**

Verify reception of a delayed frame crossing the boundary between static and dynamic segment and the associated slot status indication.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$n_{ld} = gNumberOfStaticSlots$ .

— **Preamble (setup state)**

Preamble II.

— **Test execution**

The LT simulates an additional frame in static slot  $n_{ld}$  with the reserved bit, the payload preamble indicator, the null frame indicator, the sync frame indicator and the startup frame indicator set to '0' and all payload bytes set to 0x00.

- 1) In cycle 7, the LT simulates its frame in slot  $n_{ld}$  correctly.  
It is verified (UT) that the valid frame flag is true in the slot status data of slot  $n_{ld}$  and that the boundary violation flag / indicator is false in the slot status data of slot  $n_{ld}$  and slot  $n_{ld} + 1$  and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 8, the LT simulates its frame in slot  $n_{ld}$  delayed such that the last byte of the frame CRC starts at the boundary to slot  $n_{ld} + 1$  and that the frame causes a boundary violation, i.e. at the beginning of the dynamic segment.  
It is verified (UT) that the valid frame flag is false in the slot status data of slot  $n_{ld}$  and slot  $n_{ld} + 1$  and that the boundary violation flag / indicator is true in the slot status data of slot  $n_{ld}$  and slot  $n_{ld} + 1$  and in the aggregated channel status in the NIT of the cycle.

- 3) In cycle 9, the LT simulates its frame in slot  $n_{ld}$  delayed such that the frame ends  $5 * gdBit$  before the boundary to slot  $n_{ld} + 1$  causing a violation of the boundary between the static segment and the dynamic segment during channel idle recognition.  
 It is verified (UT) that the valid frame flag is true in the slot status data of slot  $n_{ld}$  and that the boundary violation flag / indicator is true in the slot status data of slot  $n_{ld}$  and slot  $n_{ld} + 1$  and in the aggregated channel status in the NIT of the cycle.
- 4) In cycle 10, the LT simulates its frame in slot  $n_{ld}$  correctly.  
 It is verified (UT) that the valid frame flag is true in the slot status data of slot  $n_{ld}$  and that the boundary violation flag / indicator is false in the slot status data of slot  $n_{ld}$  and slot  $n_{ld} + 1$  and in the aggregated channel status in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator and the boundary violation flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

**7.2.1.21 More than one frame within one slot**

— **Test purpose**

Verify reception of more than one frame in one static slot.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 19.

**Table 19 — Modification to basic configurations for static segment – more than one frame within one slot**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdStaticSlot [MT]</i>	42	40	68
<i>gNumberOfStaticSlots</i>	70	37	21
<i>gPayloadLengthStatic [two-byte word]</i>	1		
<i>gdNIT [MT]</i>	49	17	33

— **Preamble (setup state)**

Preamble III.

Deviating from the Preamble the LT simulates additional frames in static slot 3. Reserved bit, payload preamble indicator, sync frame indicator and startup frame indicator of those frames are set to '0', null frame indicator to '1'. The payload of the LT's default frame (frame 1) in slot 3 is 0xCC in byte 0 and 0x33 in byte 1, the payload of the LT's second frame (frame 2) 0x99 in byte 0 and 0x66 in byte 1 and the payload of the LT's third frame (frame 3) 0xEE in byte 0 and 0x11 in byte 1.



— Test execution

- 1) In cycle 9, the LT simulates the default frame in slot 3.  
 It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is false, the content error flag / indicator is false and the boundary violation flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is false in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 10, the LT simulates frame 1 and frame 2 in slot 3. The inter-frame gap is  $2 * cChannelIdleDelimiter$ .  
 It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is true, the content error flag / indicator is false and the boundary violation flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is true in the aggregated channel status in the NIT of the cycle.  
 It is also verified (UT) that the frame contents data corresponds to the contents of frame 1 as simulated by the LT in slot 3 of cycle 10.
- 3) In cycle 11, the LT simulates frame 1 with the frame ID set to 0 followed by frame 2 in slot 3. The inter-frame gap is  $2 * cChannelIdleDelimiter$ .  
 It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is false, the content error flag / indicator is true and the boundary violation flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is true in the aggregated channel status in the NIT of the cycle.  
 It is also verified (UT) that the frame contents data corresponds to the contents of frame 2 as simulated by the LT in slot 3 of cycle 11.
- 4) In cycle 12, the LT simulates frame 1 followed by frame 2 with the frame ID set to 0 in slot 3. The inter-frame gap is  $2 * cChannelIdleDelimiter$ .  
 It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is true, the content error flag / indicator is false and the boundary violation flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is true in the aggregated channel status in the NIT of the cycle.  
 It is also verified (UT) that the frame contents data corresponds to the contents of frame 1 as simulated by the LT in slot 3 of cycle 12.
- 5) In cycle 13, the LT simulates frame 1 and frame 2 in slot 3 followed by frame 3 starting in slot 3 and ending in slot 4 (the first byte of the payload data starts at the boundary to slot 4). The inter-frame gap between frame 1 and frame 2 is  $2 * cChannelIdleDelimiter$ .  
 It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is true, the content error flag / indicator is false and the boundary violation flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is true in the aggregated channel status in the NIT of the cycle.  
 It is also verified (UT) that the frame contents data corresponds to the contents of frame 1 as simulated by the LT in slot 3 of cycle 13.
- 6) In cycle 14, the LT simulates frame 1 with the frame ID set to 0 and frame 2 in slot 3 followed by frame 3 starting in slot 3 and ending in slot 4 (the first byte of the payload data starts at the boundary to slot 4). The inter-frame gap between frame 1 and frame 2 is  $2 * cChannelIdleDelimiter$ .  
 It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is false, the content error flag / indicator is true and the boundary violation flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is true in the aggregated channel status in the NIT of the cycle.  
 It is also verified (UT) that the frame contents data corresponds to the contents of frame 2 as simulated by the LT in slot 3 of cycle 14.
- 7) In cycle 15, the LT simulates frame 1 followed by frame 2 with the frame ID set to 0 in slot 3 followed by frame 3 starting in slot 3 and ending in slot 4 (the first byte of the payload data starts at the boundary to slot 4). The inter-frame gap between frame 1 and frame 2 is  $2 * cChannelIdleDelimiter$ .  
 It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is true, the content error flag / indicator is false and the boundary violation flag / indicator is true in the slot status

data of slot 3 and in the aggregated channel status and that the additional communication indicator is true in the aggregated channel status in the NIT of the cycle.

It is also verified (UT) that the frame contents data corresponds to the contents of frame 1 as simulated by the LT in slot 3 of cycle 14.

- 8) In cycle 16, the LT simulates frame 1 in slot 3 followed by frame 2 starting in slot 3 and ending in slot 4 (the first byte of the payload data starts at the boundary to slot 4).  
It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is false, the content error flag / indicator is false and the boundary violation flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is true in the aggregated channel status in the NIT of the cycle.  
It is also verified (UT) that the frame contents data corresponds to the contents of frame 1 as simulated by the LT in slot 3 of cycle 14.
- 9) In cycle 17, the LT simulates frame 1 with header CRC error (bit flip in the LSB of the header CRC) in slot 3 followed by frame 2 starting in slot 3 and ending in slot 4 (the first byte of the payload data starts at the boundary to slot 4). The payload data of frame 1 is 0x0F in byte 0 and 0xF0 in byte 1.  
It is verified (UT) that the valid frame flag is false, the syntax error flag / indicator is true, the content error flag / indicator is false and the boundary violation flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is false in the aggregated channel status in the NIT of the cycle.  
It is also verified (UT) that the frame contents data corresponds to the contents of frame 1 as simulated by the LT in slot 3 of cycle 16.
- 10) In cycle 18, the LT simulates frame 1 with the frame ID set to 0 in slot 3 followed by frame 2 starting in slot 3 and ending in slot 4 (the first byte of the payload data starts at the boundary to slot 4). The payload data of frame 1 is 0x0F in byte 0 and 0xF0 in byte 1.  
It is verified (UT) that the valid frame flag is false, the syntax error flag / indicator is false, the content error flag / indicator is true and the boundary violation flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is false in the aggregated channel status in the NIT of the cycle.  
It is also verified (UT) that the frame contents data corresponds to the contents of frame 1 as simulated by the LT in slot 3 of cycle 16.
- 11) In cycle 19, the LT simulates frame 1 with the frame ID set to 0 followed by frame 2 with a header CRC error (bit flip in the LSB of the header CRC) in slot 3 followed by frame 3 starting in slot 3 and ending in slot 4 (the first byte of the payload data starts at the boundary to slot 4). The inter-frame gap between frame 1 and frame 2 is  $2 * cChannelldleDelimiter$ . The payload data of frame 1 and frame 2 is 0x0F in byte 0 and 0xF0 in byte 1.  
It is verified (UT) that the valid frame flag is false, the syntax error flag / indicator is true, the content error flag / indicator is true and the boundary violation flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is false in the aggregated channel status in the NIT of the cycle.  
It is also verified (UT) that the frame contents data corresponds to the contents of frame 1 as simulated by the LT in slot 3 of cycle 16.
- 12) In cycle 20, the LT simulates frame 1 with the frame ID set to 0 followed by frame 2 with a header CRC error (bit flip in the LSB of the header CRC) in slot 3. The inter-frame gap is  $2 * cChannelldleDelimiter$ .  
It is verified (UT) that the valid frame flag is false, the syntax error flag / indicator is true, the content error flag / indicator is true and the boundary violation flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is false in the aggregated channel status in the NIT of the cycle.  
It is also verified (UT) that the frame contents data corresponds to the contents of frame 1 as simulated by the LT in slot 3 of cycle 16.
- 13) In cycle 21, the LT simulates frame 1 with the frame ID set to 0, frame 2 and a low phase of 1 *gdBit* ending  $2 * cChannelldleDelimiter$  before the end of slot 3. The inter-frame gap is  $2 * cChannelldleDelimiter$ .  
It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is true, the

content error flag / indicator is true and the boundary violation flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is true in the aggregated channel status in the NIT of the cycle.

It is also verified (UT) that the frame contents data corresponds to the contents of frame 2 as simulated by the LT in slot 3 of cycle 21.

- 14) In cycle 22, the LT simulates frame 1 with the frame ID set to 0, frame 2 and a low phase of 1 *gdBit* ending  $0,5 * cChannelIdleDelimiter$  before the end of slot 3. The inter-frame gap is  $2 * cChannelIdleDelimiter$ .

It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is true, the content error flag / indicator is true and the boundary violation flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is true in the aggregated channel status in the NIT of the cycle.

It is also verified (UT) that the frame contents data corresponds to the contents of frame 2 as simulated by the LT in slot 3 of cycle 22.

- 15) In cycle 23, the LT simulates the default frame in slot 3 correctly.

It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is false, the content error flag / indicator is false and the boundary violation flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the additional communication indicator is false in the aggregated channel status in the NIT of the cycle.

It is also verified (UT) that the frame contents data corresponds to the contents of frame 1 as simulated by the LT in slot 3 of cycle 23.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The valid frame flag / indicator, the syntax error flag / indicator, the content error flag / indicator and the boundary violation flag / indicator in the slot status data and in the aggregated channel status and the additional communication indicator in the aggregated channel status are set accordingly. The frame contents data corresponds to the last received valid frame.

### 7.2.1.22 Complete frame with glitch

#### — Test purpose

Verify reception of a frame with glitches in the static segment.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

Preamble III.

Deviating from the preamble the payload data is 0xFF in byte 0 and 0x00 in byte 1.

The strobe point is located in the middle of a bit cell. Due to the quantization error the strobe point is actually a strobe window which starts at  $(cStrobeOffset - 1) * gdSampleClockPeriod$  and ends at  $cStrobeOffset * gdSampleClockPeriod$  relative to the beginning of the bit cell. Only if the bit value in the whole strobe window is altered by the glitch, the test may verify the glitch impact. If the bit value is only

partly modified in the strobe window, the test may not provide a defined result. The frame may be valid or invalid.

## — Test execution

### **Test instance 1 – glitch is a low phase of length $gdSampleClockPeriod$ :**

- 1) In cycle 9, the LT simulates its startup frame in slot 2 correctly. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the cycle.
- 2) Starting with cycle 10, the LT simulates its startup frame in slot 2 with a glitch shifted over the frame's payload byte 0 in steps of  $gdSampleClockPeriod$  starting at the rising edge of the first BSS of the payload segment. The glitch does not pass the majority voting. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of every cycle.
- 3) In the last cycle, the LT simulates its startup frame in slot 2 correctly. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the cycle.

### **Test instance 2 – glitch is a high phase of length $gdSampleClockPeriod$ :**

- 1) In cycle 9, the LT simulates its startup frame in slot 2 correctly. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the cycle.
- 2) Starting with cycle 10, the LT simulates its startup frame in slot 2 with a glitch shifted over the frame's payload byte 1 in steps of  $gdSampleClockPeriod$  starting at the falling edge of the second BSS of the payload segment. The glitch does not pass the majority voting. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of every cycle.
- 3) In the last cycle, the LT simulates its startup frame in slot 2 correctly. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the cycle.

### **Test instance 3 – glitch is a low phase of length $4 * gdSampleClockPeriod$ :**

- 1) In cycle 9, the LT simulates its startup frame in slot 2 correctly. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the cycle.
- 2) Starting with cycle 10, the LT simulates its startup frame in slot 2 with a glitch shifted over payload byte 0 in steps of  $4 * gdSampleClockPeriod$  starting at  $-6 * gdSampleClockPeriod$  before the falling edge of the first BSS in the payload segment. The glitch passes the majority voting.
- 3) In the NIT of every cycle, it is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status, if the glitch is not located in the middle of a bit cell and, therefore, does not alter the bit value in the strobe window, and that the valid frame flag is false and the syntax error flag is true in the slot status data of slot 2 and that the syntax error indicator is true in the aggregated channel status, if the glitch is located in the middle of the bit cell, i.e. the glitch covers the strobe window, and alters the bit value.
- 4) In the last cycle, the LT simulates its startup frame in slot 2 correctly. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the cycle.

Figure 11 depicts the complete frame with glitch – test instance 3.




Figure 11 — Complete frame with glitch – test instance 3

**Test instance 4 – glitch is a high phase of length  $4 * gdSampleClockPeriod$ :**

- 1) In cycle 9, the LT simulates its startup frame in slot 2 correctly. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the cycle.
- 2) Starting with cycle 10, the LT simulates its startup frame in slot 2 with a glitch shifted over payload byte 1 in steps of  $4 * gdSampleClockPeriod$  starting at  $-2 * gdSampleClockPeriod$  before the falling edge of the first BSS in the payload segment. The glitch passes the majority voting. It is verified (UT)
  - (a) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of every cycle if the glitch is not located in the middle of a bit cell and, therefore, does not alter the bit value in the strobe window, and
  - (b) that the valid frame flag is false and the syntax error flag is true in the slot status data of slot 2 and that the syntax error indicator is true in the aggregated channel status in the NIT of every cycle if the glitch is located in the middle of the bit cell, i.e. the glitch covers the strobe window, and alters the bit value.

- 3) In the last cycle, the LT simulates its startup frame in slot 2 correctly. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the cycle.

Figure 12 depicts the complete frame with glitch – test instance 4.




Figure 12 — Complete frame with glitch – test instance 4

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator and the syntax error flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

**7.2.1.23 Noise**

— **Test purpose**

Verify recognition of noise in a static slot.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates idle in slot 3. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 2) In cycle 10, the LT simulates noise (low phase of length  $gdSampleClockPeriod$ ) in slot 3. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 3) In cycle 11, the LT simulates noise (low phase of length  $2 * gdSampleClockPeriod$ ) in slot 3. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 4) In cycle 12, the LT simulates noise (low phase of length  $3 * gdSampleClockPeriod$ ) in slot 3. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 5) In cycle 13, the LT simulates noise (low phase of length  $(cStrobeOffset + 1) * gdSampleClockPeriod$ ) in slot 3. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 6) In cycle 14, the LT simulates noise (low phase of length  $(gdTSSTransmitter + 2) * gdBit$ ) in slot 3. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.
- 7) In cycle 15, the LT simulates idle in slot 3. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot 3 and in the aggregated channel status and that the valid frame flag is false in the slot status data of slot 3 in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator in the slot status data and in the aggregated channel status and the valid frame flag in the slot status data are set accordingly.

#### 7.2.1.24 Channel idle delimiter

##### — Test purpose

Verify the length of the channel idle delimiter. The IUT shall recognize channel idle if the physical layer stays idle for at least *cChannelIdleDelimiter*. Thus, the IUT shall indicate a single disturbance, if a short low phase is followed by a valid frame before the IUT may recognize channel idle. And, the IUT shall indicate a disturbance and a valid frame, if a short low phase is followed by a valid frame after the IUT recognizes channel idle.

##### — Applicability

SC, DC.

##### — Configuration

All basic configurations.

##### — Preamble (setup state)

Preamble I.

##### — Test execution

- 1) In cycle 8, the LT simulates a low phase of length *gdBit* followed by a high phase of length *cChannelIdleDelimiter* – 1 [*gdBit*] before the startup frame in slot 1. It is verified (UT) that the valid frame flag / indicator is false and the syntax error flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 9, the LT simulates a low phase of length *gdBit* followed by a high phase of length *cChannelIdleDelimiter* [*gdBit*] before the startup frame in slot 1. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is true in the slot status data of slot 1 and in the aggregated channel status in the NIT of the cycle.

##### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

##### — Pass criteria

The valid frame flag / indicator and the syntax error flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

#### 7.2.1.25 Channel idle after transmission

##### — Test purpose

Verify the length of the channel idle delimiter. The IUT shall be able to detect an incoming communication element earliest *cChannelIdleDelimiter* after the end of its own transmission.

##### — Applicability

SC, DC.

##### — Configuration

All basic configurations using the modifications as listed in Table 20.



**Table 20 — Modification to basic configurations for static segment – channel idle after transmission**

Parameter	Modification		
	I	II	III
<i>gdIgnoreAfterTx</i> [ <i>gdBit</i> ]	0	7	15

— **Preamble (setup state)**

Preamble I.

— **Test execution**

1) In cycle 8, the LT simulates a low phase of length *gdBit* after a period of *cChannelIdleDelimiter* – 1 [*gdBit*] past the last bit of the FES in the IUT's frame in slot 2. It is verified (UT) that the syntax error flag / indicator is false in the transmit buffer status of slot 2 and in the aggregated channel status in the NIT of the cycle.

2) In cycle 9, the LT simulates a low phase of length *gdBit* after a period of *cChannelIdleDelimiter* [*gdBit*] past the last bit of the FES in the IUT's frame in slot 2. It is verified (UT) that

(I, II) the syntax error flag / indicator is true and

(III) the syntax error flag / indicator is false

in the transmit buffer status of slot 2 and in the aggregated channel status in the NIT of the cycle.

3) In cycle 10, the LT simulates a low phase of length *gdBit* after a period of 3 *gdBit* and a second low phase of length *gdBit* after a period of *cChannelIdleDelimiter* [*gdBit*] past the last bit of the FES in the IUT's frame in slot 2. It is verified (UT) that

(I) the syntax error flag / indicator is false,

(II) the syntax error flag / indicator is true and

(III) the syntax error flag / indicator is false

in the transmit buffer status of slot 2 and in the aggregated channel status in the NIT of the cycle.

4) In the NIT of cycle 11, it is verified (UT) that the boundary violation flag / indicator is false in the transmit buffer status of slot 2 and in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the boundary violation flag / indicator are set accordingly in the transmit buffer status and in the aggregated channel status.

#### 7.2.1.26 Falling edge within payload bit

— **Test purpose**

Verify that a falling edge within a payload bit does not cause bit re-synchronisation of the sample counter in the IUT.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble III.

Deviating from the Preamble the payload data of the LT's startup frame is 0xAA in byte 0 and 0x55 in byte 1 in slot 2 on the active channel(s).

— **Test execution**

In cycle 9, the LT simulates its startup frame in slot 2 with the samples of bit MSB in the first payload byte set to 1111 1111, of bit MSB-1 set to 1110 0001 and of bit MSB-2 set to 1111 1100. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT does not interpret a falling edge in a payload bit as bit synchronisation edge. The IUT receives the LT's startup frame correctly. The valid frame flag / indicator and the syntax error flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

#### 7.2.1.27 Channel specific slot status indication

— **Test purpose**

Verify correct behaviour and independence of the channel specific slot status indication.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 21.

**Table 21 — Modification to basic configurations for static segment – channel specific slot status indication**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	10
<i>gMaxWithoutClockCorrectionFatal</i>	10

— **Preamble (setup state)**

Preamble I.

Deviating from the preamble the LT's payload data is 0x01 in byte 0 and 0x02 in byte 1 on channel A, 0x10 in byte 0 and 0x20 in byte 1 on channel B.

This test has to be performed in two instances.

For the instance 1 two receive buffers are configured for reception in slot 1, buffer n for channel A and buffer m for channel B. The slot status data for channel A and B are stored in the buffers n and m respectively.

For the instance 2 one receive buffer is configured for reception in slot 1 for both channels. The slot status data for channel A and for channel B are stored in this buffer.

— **Test execution**

- 1) In cycle 8, the LT simulates its frames correctly.
- 2) In the NIT of cycle 8, it is verified (UT) that the slot status data of slot 1 is:  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1' for channel A,  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1' for channel B,  
 and that the aggregated channel status provides:  
 the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false on channel A and  
 the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false on channel B.  
 The UT clears the aggregated channel status.
- 3) In cycle 9, the LT simulates its frame on channel A correctly but the frame on channel B with the frame ID set to 0 and adapted header CRC and frame CRC.
- 4) In the NIT of cycle 9, it is verified (UT) that the slot status data of slot 1 is:  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1' for channel A,  
*vSS!SyntaxError* = false, *vSS!ContentError* = true, *vSS!BViolation* = false, *vSS!ValidFrame* = false, *vSS!NFIndicator* = '0' for channel B,  
 and that the aggregated channel status provides:  
 the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false on channel A and  
 the syntax error indicator is false, the content error indicator is true, the boundary violation indicator is false, the valid frame indicator is false and the additional communication indicator is false on channel B.  
 The UT clears the aggregated channel status.

- 5) In cycle 10, the LT simulates its frame on channel B correctly but the frame on channel A with the frame ID set to 0 and adapted header CRC and frame CRC.
- 6) In the NIT of cycle 10, it is verified (UT) that the slot status data of slot 1 is:  
*vSS!SyntaxError* = false, *vSS!ContentError* = true, *vSS!BViolation* = false, *vSS!ValidFrame* = false,  
*vSS!NFIndicator* = '0' for channel A,  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true,  
*vSS!NFIndicator* = '1' for channel B,  
and that the aggregated channel status provides:  
the syntax error indicator is false, the content error indicator is true, the boundary violation indicator is false, the valid frame indicator is false and the additional communication indicator is false on channel A and  
the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false on channel B.  
The UT clears the aggregated channel status.
- 7) In cycle 11, the LT simulates its frame on channel A correctly and no frame but a low phase of length 2 MT starting 1 MT before the slot boundary to slot 2 on channel B.
- 8) In the NIT of cycle 11, it is verified (UT) that the slot status data of slot 1 is:  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true,  
*vSS!NFIndicator* = '1' for channel A,  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = true, *vSS!ValidFrame* = false,  
*vSS!NFIndicator* = '0' for channel B,  
and that the aggregated channel status provides:  
the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false on channel A and  
the syntax error indicator is true, the content error indicator is false, the boundary violation indicator is true, the valid frame indicator is false and the additional communication indicator is false on channel B.  
The UT clears the aggregated channel status.
- 9) In cycle 12, the LT simulates its frame on channel B correctly and no frame but a low phase of length 2 MT starting 1 MT before the slot boundary to slot 2 on channel A.
- 10) In the NIT of cycle 12, it is verified (UT) that the slot status data of slot 1 is:  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = true, *vSS!ValidFrame* = false,  
*vSS!NFIndicator* = '0' for channel A,  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true,  
*vSS!NFIndicator* = '1' for channel B,  
and that the aggregated channel status provides:  
the syntax error indicator is true, the content error indicator is false, the boundary violation indicator is true, the valid frame indicator is false and the additional communication indicator is false on channel A and  
the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false on channel B.  
The UT clears the aggregated channel status.
- 11) In cycle 13, the LT simulates its frame on channel A correctly and its frame on channel B with a header CRC error (bit flip in the LSB of the header CRC).
- 12) In the NIT of cycle 13, it is verified (UT) that the slot status data of slot 1 is:  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true,  
*vSS!NFIndicator* = '1' for channel A,  
*vSS!SyntaxError* = true, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = false,  
*vSS!NFIndicator* = '0' for channel B,  
and that the aggregated channel status provides:

the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false on channel A and

the syntax error indicator is true, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is false and the additional communication indicator is false on channel B.

The UT clears the aggregated channel status.

- 13) In cycle 14, the LT simulates its frame on channel B correctly and its frame on channel A with a header CRC error (bit flip in the LSB of the header CRC).
- 14) In the NIT of cycle 14, it is verified (UT) that the slot status data of slot 1 is:  
*vSS!SyntaxError* = true, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = false, *vSS!NFIndicator* = '0' for channel A,  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1' for channel B,  
 and that the aggregated channel status provides:  
 the syntax error indicator is true, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is false and the additional communication indicator is false on channel A and  
 the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false on channel B.  
 The UT clears the aggregated channel status.
- 15) In cycle 15, the LT simulates its frames on both channels correctly and an additional low phase of length 2 MT starting 1 MT before the slot boundary to slot 2 on channel B.
- 16) In the NIT of cycle 15, it is verified (UT) that the slot status data of slot 1 is:  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1' for channel A,  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = true, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1' for channel B,  
 and that the aggregated channel status provides:  
 the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false on channel A and  
 the syntax error indicator is true, the content error indicator is false, the boundary violation indicator is true, the valid frame indicator is true and the additional communication indicator is true on channel B.  
 The UT clears the aggregated channel status.
- 17) In cycle 16, the LT simulates its frames on both channels correctly and an additional low phase of length 2 MT starting 1 MT before the slot boundary to slot 2 on channel A.
- 18) In the NIT of cycle 16, it is verified (UT) that the slot status data of slot 1 is:  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = true, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1' for channel A,  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1' for channel B,  
 and that the aggregated channel status provides:  
 the syntax error indicator is true, the content error indicator is false, the boundary violation indicator is true, the valid frame indicator is true and the additional communication indicator is true on channel A and  
 the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false on channel B.  
 The UT clears the aggregated channel status.
- 19) In cycle 17, the LT simulates idle in slot 1 on both channels.

- 20) In the NIT of cycle 17, it is verified (UT) that the slot status data is:  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = false,  
*vSS!NFIndicator* = '0' for channel A,  
*vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = false,  
*vSS!NFIndicator* = '0' for channel B,  
and that the aggregated channel status provides:  
the syntax error indicator is false, the content error indicator is false, the boundary violation indicator  
is false, the valid frame indicator is false and the additional communication indicator is false on  
channel A and  
the syntax error indicator is false, the content error indicator is false, the boundary violation indicator  
is false, the valid frame indicator is false and the additional communication indicator is false on  
channel B.  
The UT clears the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag *vSS!SyntaxError*, the content error flag *vSS!ContentError*, the boundary violation  
flag *vSS!BViolation*, the valid frame flag *vSS!ValidFrame* and the null frame indicator flag *vSS!NFIndicator*  
in the slot status data are set accordingly. The syntax error indicator, the content error indicator, the valid  
frame indicator and the additional communication indicator in the aggregated channel status are set  
accordingly. A receive buffer configured for reception on both channels is capable to store the slot status  
data for each channel separately.

### 7.2.1.28 Modified BSS

— **Test purpose**

Verify the bit alignment at the falling edge of BSS and the correctness of bit strobing offset.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble III.

Deviating from the preamble the payload data is 0x50 in byte 0 and 0x00 in byte 1.

— **Test execution**

- 1) In cycle 9, the LT simulates its startup frame in slot 2 with the first high bit in byte 0 shifted by  
5 / 16 *gdBit* to the frame start.
- 2) In cycle 9, it is verified (UT) that the valid frame flag / indicator is true and the syntax error flag /  
indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the  
cycle.
- 3) In cycle 10, the LT simulates its startup frame in slot 2 with a stretched high phase of length  
10 / 8 *gdBit* in the first BSS of the payload segment and the first high bit in byte 0 shifted by 5 / 16  
*gdBit* to the frame start.

- 4) In cycle 10, it is verified (UT) that the valid frame flag is false and the syntax error flag is true in the slot status data of slot 2 and that the valid frame indicator is true and the syntax error indicator is true in the aggregated channel status in the NIT of this cycle. Since the delayed falling edge of the BSS is used for bit alignment and the second payload bit is shifted to the frame start, a 1 is strobed instead of a 0 in the first payload bit and a 0 instead of a 1 in the second payload bit. This causes a frame CRC error.
- 5) In cycle 11, the LT simulates its startup frame in slot 2 with the first high bit in byte 0 shifted by  $5 / 16$  *gdBit* to the frame start.
- 6) In cycle 11, it is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slot 2 and in the aggregated channel status in the NIT of the cycle.

Figure 13 depicts the modified BSS.




Figure 13 — Modified BSS

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator and the syntax error flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

**7.2.1.29 Startup frame status for startup node**

— **Test purpose**

Verify correct number of startup pairs for a startup node.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**


Preamble II.

— **Test execution**

$t_{AW} \in [0, 500] \mu T$

- 1) In cycle 8, the LT simulates a startup frame in slot 3, a sync frame in slot 4 and a startup frame in slot 5.
- 2) In the symbol window of cycle 8, it is verified (UT) that the number of channel aligned startup pairs received or transmitted during the previous double cycle is 2 in the startup frame status ( $vStartupPairs = 2$ ).
- 3) In cycle 9, the LT simulates a startup frame in slot 3, a startup frame in slot 4 and a sync frame in slot 5.
- 4) In the symbol window of cycle 9, it is verified (UT) that  $vStartupPairs = 2$  in the startup frame status.
- 5) In cycle 9, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$ , it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 6) In cycle 10, the LT simulates a sync frame in slot 3, a sync frame in slot 4 and a startup frame in slot 5.
- 7) In the symbol window of cycle 10, it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 8) In cycle 10, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$ , it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 9) In cycle 11, the LT simulates a sync frame in slot 3, a startup frame in slot 4 and a sync frame in slot 5.
- 10) In the symbol window of cycle 11, it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 11) In cycle 11, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$ , it is verified (UT) that  $vStartupPairs = 2$  in the startup frame status.

Figure 14 depicts the startup frame status for startup node.



**Figure 14 — Startup frame status for startup node**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.



— **Pass criteria**

The number of channel aligned startup pairs received or transmitted during the previous double cycle in the startup frame status is set accordingly.

**7.2.1.30 Startup frame status for integrating node**

— **Test purpose**

Verify correct number of startup pairs for an integrating node.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble III.

— **Test execution**

$t_{AW} \in [0, 500] \mu\text{T}$

- 1) In cycle 8, the LT simulates a startup frame in slot 3, a sync frame in slot 4 and a startup frame in slot 5.
- 2) In the symbol window of cycle 8, it is verified (UT) that the number of channel aligned startup pairs received or transmitted during the previous double cycle is 2 in the startup frame status ( $vStartupPairs = 2$ ).
- 3) In cycle 9, the LT simulates a startup frame in slot 3, a startup frame in slot 4 and a sync frame in slot 5.
- 4) In the symbol window of cycle 9, it is verified (UT) that  $vStartupPairs = 2$  in the startup frame status.
- 5) In cycle 9, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacro\text{tick} / pdMicro\text{tick} \mu\text{T}$ , it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 6) In cycle 10, the LT simulates a sync frame in slot 3, a sync frame in slot 4 and a startup frame in slot 5.
- 7) In the symbol window of cycle 10, it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 8) In cycle 10, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacro\text{tick} / pdMicro\text{tick} \mu\text{T}$ , it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 9) In cycle 11, the LT simulates a sync frame in slot 3, a startup frame in slot 4 and a sync frame in slot 5.
- 10) In the symbol window of cycle 11, it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 11) In cycle 11, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacro\text{tick} / pdMicro\text{tick} \mu\text{T}$ , it is verified (UT) that  $vStartupPairs = 2$  in the startup frame status.

Figure 15 depicts the startup frame status for integrating node.




Figure 15 — Startup frame status for integrating node

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The number of channel aligned startup pairs received or transmitted during the previous double cycle in the startup frame status is set accordingly.

**7.2.1.31 Slot status indication and slot status updated indicator**

— **Test purpose**

Verify correct behaviour of slot status indication and slot status updated indicator.

— **Applicability**

SC.

— **Configuration**

All basic configurations using the modifications as listed in Table 22.

Table 22 — Modification to basic configurations for static segment – slot status indication and slot status updated indicator

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	10
<i>gMaxWithoutClockCorrectionFatal</i>	10

— **Preamble (setup state)**

Preamble I.

— Test execution

- 1) In cycle 8, the LT simulates its frame correctly on the active channel.
- 2) In the dynamic segment of cycle 8, it is verified (UT) that  $vSS!SyntaxError = false$ ,  $vSS!ContentError = false$ ,  $vSS!BViolation = false$ ,  $vSS!ValidFrame = true$  and  $vSS!NFIndicator = '1'$  in the slot status data of slot 1, the slot status updated indicator is true in the slot status data of slot 1 and the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true and the additional communication indicator is false in the aggregated channel status. The UT clears the aggregated channel status and the slot status updated indicator in the slot status data of slot 1.
- 3) In the NIT of cycle 8, it is verified (UT) that the slot status updated indicator is false in the slot status data of slot 1.
- 4) In cycle 9, the LT simulates its frame with the frame ID set to 0 and adapted header CRC and frame CRC on the active channel.
- 5) In the dynamic segment of cycle 9, it is verified (UT) that  $vSS!SyntaxError = false$ ,  $vSS!ContentError = true$ ,  $vSS!BViolation = false$ ,  $vSS!ValidFrame = false$  and  $vSS!NFIndicator = '0'$  in the slot status data of slot 1 the slot status updated indicator is true in the slot status data of slot 1 and the syntax error indicator is false, the content error indicator is true, the boundary violation indicator is false, the valid frame indicator is false and the additional communication indicator is false in the aggregated channel status. The UT clears the aggregated channel status and the slot status updated indicator in the slot status data of slot 1.
- 6) In the NIT of cycle 9, it is verified (UT) that the slot status updated indicator is false in the slot status data of slot 1.
- 7) In cycle 10, the LT simulates no frame but a low phase of length 2 MT starting 1 MT before the slot boundary to slot 2 on the active channel.
- 8) In the dynamic segment of cycle 10, it is verified (UT) that  $vSS!SyntaxError = false$ ,  $vSS!ContentError = false$ ,  $vSS!BViolation = true$ ,  $vSS!ValidFrame = false$  and  $vSS!NFIndicator = '0'$  in the slot status data of slot 1, the slot status updated indicator is true in the slot status data of slot 1 and the syntax error indicator is true, the content error indicator is false, the boundary violation indicator is true, the valid frame indicator is false and the additional communication indicator is false in the aggregated channel status. The UT clears the aggregated channel status and the slot status updated indicator in the slot status data of slot 1.
- 9) In the NIT of cycle 10, it is verified (UT) that the slot status updated indicator is false in the slot status data of slot 1.
- 10) In cycle 11, the LT simulates its frame with a header CRC error (bit flip in the LSB of the header CRC) on the active channel.
- 11) In the dynamic segment of cycle 11, it is verified (UT) that  $vSS!SyntaxError = true$ ,  $vSS!ContentError = false$ ,  $vSS!BViolation = false$ ,  $vSS!ValidFrame = false$  and  $vSS!NFIndicator = '0'$  in the slot status data of slot 1, the slot status updated indicator is true in the slot status data of slot 1 and the syntax error indicator is true, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is false and the additional communication indicator is false in the aggregated channel status.

The UT clears the aggregated channel status and the slot status updated indicator in the slot status data of slot 1.

- 12) In the NIT of cycle 11, it is verified (UT) that the slot status updated indicator is false in the slot status data of slot 1.
- 13) In cycle 12, the LT simulates its frame correctly and an additional low phase of length 2 MT starting 1 MT before the slot boundary to slot 2 on the active channel.
- 14) In the dynamic segment of cycle 12, it is verified (UT) that *vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = true, *vSS!ValidFrame* = true and *vSS!NFIndicator* = '1' in the slot status data of slot 1, the slot status updated indicator is true in the slot status data of slot 1 and the syntax error indicator is true, the content error indicator is false, the boundary violation indicator is true, the valid frame indicator is true and the additional communication indicator is true in the aggregated channel status.  
The UT clears the aggregated channel status and the slot status updated indicator in the slot status data of slot 1.
- 15) In the NIT of cycle 12, it is verified (UT) that the slot status updated indicator is false in the slot status data of slot 1.
- 16) In cycle 13, the LT simulates idle in slot 1.
- 17) In the dynamic segment of cycle 13, it is verified (UT) that *vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = false, *vSS!NFIndicator* = '0' in the slot status data of slot 1, the slot status updated indicator is true in the slot status data of slot 1 and the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is false and the additional communication indicator is false in the aggregated channel status.  
The UT clears the aggregated channel status and the slot status updated indicator in the slot status data of slot 1.
- 18) In the NIT of cycle 13, it is verified (UT) that the slot status updated indicator is false in the slot status data of slot 1.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The syntax error flag *vSS!SyntaxError*, the content error flag *vSS!ContentError*, the boundary violation flag *vSS!BViolation*, the valid frame flag *vSS!ValidFrame* and the null frame indicator flag *vSS!NFIndicator* in the slot status data and the slot status updated indicator in the message buffer status data are set accordingly. The syntax error indicator, the content error indicator, the valid frame indicator and the additional communication indicator in the aggregated channel status are set accordingly.

### 7.2.1.32 Channel alignment startup frame status for startup node

— **Test purpose**

Verify correct number of channel aligned startup pairs for a startup node.

— **Applicability**

DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble II.


— **Test execution**

$t_{AW} \in [0, 500] \mu\text{T}$

- 1) In cycle 8, the LT simulates a startup frame in slot 3 on channel A, a sync frame in slot 3 on channel B and a sync frame in slot 4 on both channels.
- 2) In the symbol window of cycle 8, it is verified (UT) that the number of channel aligned startup pairs received or transmitted during the previous double cycle is 2 in the startup frame status ( $vStartupPairs = 2$ ).
- 3) In cycle 9, the LT simulates a startup frame in slot 3 on both channels and a sync frame in slot 4 on both channels.
- 4) In the symbol window of cycle 9, it is verified (UT) that  $vStartupPairs = 2$  in the startup frame status.
- 5) In cycle 9, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacroTICK / pdMicroTICK \mu\text{T}$ , it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 6) In cycle 10, the LT simulates a startup frame in slot 3 on both channels and a startup frame in slot 4 on both channels.
- 7) In the symbol window of cycle 10, it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 8) In cycle 10, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacroTICK / pdMicroTICK \mu\text{T}$ , it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 9) In cycle 11, the LT simulates a startup frame in slot 3 on channel B, a sync frame in slot 3 on channel A and a startup frame in slot 4 on both channels.
- 10) In the symbol window of cycle 11, it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.
- 11) In cycle 11, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacroTICK / pdMicroTICK \mu\text{T}$ , it is verified (UT) that  $vStartupPairs = 4$  in the startup frame status.
- 12) In cycle 12, the LT simulates a startup frame in slot 3 on both channels and a sync frame in slot 4 on both channels.
- 13) In the symbol window of cycle 12, it is verified (UT) that  $vStartupPairs = 4$  in the startup frame status.

- 14) In cycle 12, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$ , it is verified (UT) that  $vStartupPairs = 4$  in the startup frame status.
- 15) In cycle 13, the LT simulates a startup frame in slot 3 on both channels and a sync frame in slot 4 on both channels.
- 16) In the symbol window of cycle 13, it is verified (UT) that  $vStartupPairs = 4$  in the startup frame status.
- 17) In cycle 13, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$  it is verified (UT) that  $vStartupPairs = 3$  in the startup frame status.

Figure 16 depicts the channel aligned startup frame status for startup node.



**Figure 16 — Channel aligned startup frame status for startup node**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The number of channel aligned startup pairs received or transmitted during the previous double cycle in the startup frame status is set accordingly.

### 7.2.1.33 Receive valid frame within a transmission slot

— **Test purpose**

Verify correct handling of a received frame within a transmission slot. It is verified that the valid frame flag *vSSIValidFrame* of the slot status data is false and the received frame is not considered for the accrued network management vector.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 23 and Table 24.

**Table 23 — Modification to basic configurations 1a and 1b for static segment – receive valid frame within a transmission slot**

Parameter	Modification to Basic Configurations			
	1a		1b	
	I	II	I	II
<i>gdActionPointOffset [MT]</i>	4	63	4	63
<i>gdStaticSlot [MT]</i>	399		399	
<i>gdSymbolWindow [MT]</i>	0			
<i>gMacroPerCycle [MT]</i>	2 037		2 037	
<i>gNumberOfMinislots</i>	0		0	
<i>gNumberOfStaticSlots</i>	5		5	
<i>gPayloadLengthStatic [two-byte word]</i>	1		1	
<i>gdCycle [<math>\mu</math>s]</i>	2 037		2 037	
<i>gdMacroTICK [<math>\mu</math>s]</i>	1		1	
<i>gdNIT [MT]</i>	42		42	
<i>pdListenTimeout [<math>\mu</math>T]</i>	163 058		326 116	
<i>pLatestTx [Minislot]</i>	0		0	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	81 480		162 960	
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	153		226	
<i>pOffsetCorrectionStart [MT]</i>	2 019		2 019	
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	49		98	
<i>gNetworkManagementVectorLength [byte]</i>	1		1	

**Table 24 — Modification to basic configurations 2a, 2b and 3 for static segment – receive valid frame within a transmission slot**

Parameter	Modification to Basic Configurations					
	2a		2b		3	
	I	II	I	II	I	II
<i>gdActionPointOffset [MT]</i>	3	63	3	63	3	63
<i>gdStaticSlot [MT]</i>	664		664		660	
<i>gdSymbolWindow [MT]</i>	0					
<i>gMacroPerCycle [MT]</i>	3 341		3 361		3 341	
<i>gNumberOfMinislots</i>	0		0		0	
<i>gNumberOfStaticSlots</i>	5		5		5	
<i>gPayloadLengthStatic [two-byte word]</i>	1		1		1	
<i>gdCycle [<math>\mu</math>s]</i>	6 682		6 722		6 682	
<i>gdMacrotick [<math>\mu</math>s]</i>	2		2		2	
<i>gdNIT [MT]</i>	21		41		41	
<i>pdListenTimeout [<math>\mu</math>T]</i>	534 882		269 042		267 442	
<i>pLatestTx [Minislot]</i>	0		0		0	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	267 280		134 440		133 640	
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	154		117		118	
<i>pOffsetCorrectionStart [MT]</i>	3 328		3 344		3 329	
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	161		81		81	
<i>gNetworkManagementVectorLength [byte]</i>	1		1		1	

— **Preamble (setup state)**

Preamble II.

The IUT is configured to transmit a frame in the static slot 2 of cycle 7.

— **Test execution**

- 1) In cycle 7 the LT simulates a frame in slot 2
  - (I) 200 MT after slot start with the payload preamble indicator set to 1 and a payload of 0x3333.
  - (II) 10 MT after slot start with the payload preamble indicator set to 1 and a payload of 0x3333.
- 2) In the NIT of cycle 7, it is verified (UT) that the valid frame flag *vSS!ValidFrame* is false and the syntax error flag *vSS!SyntaxError* is true in the slot status data of slot 2.
- 3) In cycle 8, 500  $\mu$ T after the cycle start and before the NIT, it is verified (UT) that the IUT provides an accrued network management vector of 0x00.



— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends a frame in a slot and receives within the same slot a frame. It is verified that the valid frame flag *vSS!ValidFrame* of the slot status is false and that the syntax error flag *vSS!SyntaxError* of the slot status is true and that the content of the IUT's network management vector is unaltered.

**7.2.1.34 Aggregated channel status**

— **Test purpose**

Verify the correct behaviour of the aggregated channel status.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 25.

**Table 25 — Modification to basic configurations for static segment – aggregated channel status**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdStaticSlot [MT]</i>	42	40	68
<i>gNumberOfStaticSlots</i>	70	37	21
<i>gPayloadLengthStatic [two-byte word]</i>	1		
<i>gdNIT [MT]</i>	49	17	33

— **Preamble (setup state)**

Preamble III.

Deviating from the Preamble the LT simulates additional frames in static slot 3 in cycle 9, slot 4 in cycle 10, slot 5 in cycle 11, slot 6 in cycle 12 and slot 7 in cycle 13. Reserved bit, payload preamble indicator, sync frame indicator and startup frame indicator of those frames are set to '0', null frame indicator to '1'. The IUT transmits an additional frame in slot 8 in cycle 14.

— **Test execution**

The aggregated channel status is not cleared in every cycle in the NIT as opposed to the general statements, for clearing the aggregated channel status the statements in the test execution shall be followed.

- 1) In cycle 8 the aggregated channel status is cleared (UT) on the respective channel (s).
- 2) In cycle 9, the LT simulates the default frame in slot 3 on the respective channel (s). It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is false, the content error flag / indicator is false, the transmission conflict indicator is false and the boundary violation flag / indicator is false in the slot status data of slot 3 and that the aggregated channel status provides:

the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true, the transmission conflict indicator is false and the additional communication indicator is false and in the NIT of the cycle on the respective channel (s).

- 3) In cycle 10, the LT simulates frame 1 and frame 2 in slot 4 on the respective channel (s). The inter-frame gap is  $2 * cChanneldleDelimiter$ .  
It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is true, the content error flag / indicator is false, the transmission conflict indicator is false and the boundary violation flag / indicator is false in the slot status data of slot 4 and that the aggregated channel status provides:  
the syntax error indicator is true, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is true, the transmission conflict indicator is false and the additional communication indicator is true in the NIT of the cycle on the respective channel (s).
- 4) In cycle 11, the LT simulates the frame with the frame ID set to 0 in slot 5 and adapted header CRC and frame CRC on the respective channel (s). It is verified (UT) that the valid frame flag / indicator is false, the syntax error flag / indicator is false, the content error flag / indicator is true, the transmission conflict indicator is false and the boundary violation flag / indicator is false in the slot status data of slot 5 and that the aggregated channel status provides:  
the syntax error indicator is true, the content error indicator is true, the boundary violation indicator is false, the valid frame indicator is true, the transmission conflict indicator is false and the additional communication indicator is true in the NIT of the cycle on the respective channel (s).
- 5) In cycle 12 the LT simulates its frame on with a header CRC error (bit flip in the LSB of the header CRC) in slot 6 on the respective channel (s). It is verified (UT) that the valid frame flag / indicator is false, the syntax error flag / indicator is true, the content error flag / indicator is false, the transmission conflict indicator is false and the boundary violation flag / indicator is false in the slot status data of slot 6 and that the aggregated channel status provides:  
the syntax error indicator is true, the content error indicator is true, the boundary violation indicator is false, the valid frame indicator is true, the transmission conflict indicator is false and the additional communication indicator is true in the NIT of the cycle on the respective channel (s).
- 6) In cycle 13, the LT simulates a correct frames in slot 7 and an additional low phase of length 2 MT starting 1 MT before the slot boundary to slot 8 on the respective channel (s). It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is false, the content error flag / indicator is false, the transmission conflict indicator is false and the boundary violation flag / indicator is true in the slot status data of slot 7 and that the aggregated channel status provides:  
the syntax error indicator is true, the content error indicator is true, the boundary violation indicator is true, the valid frame indicator is true, the transmission conflict indicator is false and the additional communication indicator is true in the NIT of the cycle on the respective channel (s).
- 7) In cycle 14, the LT simulates additional low phase of length  $gdActionpointOffset + 2MT$  starting 1MT after the slot boundary to slot 8 on the respective channel (s). The IUT transmits a frame in slot 8 at the action point offset on the respective channel (s).  
It is verified (UT) that the valid frame flag / indicator is false, the syntax error flag / indicator is false, the content error flag / indicator is false, the transmission conflict indicator is true and the boundary violation flag / indicator is false in the slot status data of slot 8 and that the aggregated channel status provides:  
the syntax error indicator is true, the content error indicator is true, the boundary violation indicator is true, the valid frame indicator is true, the transmission conflict indicator is true and the additional communication indicator is true in the NIT of the cycle on the respective channel (s).
- 8) In cycle 15 after slot 20 and before slot 30 the aggregated channel status is cleared (UT) on the respective channel (s).

- 9) In the NIT of cycle 15, it is verified that the aggregated channel status provides: the syntax error indicator is false, the content error indicator is false, the boundary violation indicator is false, the valid frame indicator is false, the transmission conflict indicator is false and the additional communication indicator is false on the respective channel (s).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator, the syntax error flag / indicator, the content error flag / indicator, transmission conflict indicator and the boundary violation flag / indicator in the slot status data and in the aggregated channel status and the additional communication indicator in the aggregated channel status are set accordingly

## 7.2.2 Dynamic segment

### 7.2.2.1 TSS

— **Test purpose**

Verify recognition of the transmission start sequence TSS in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 26, Table 27 and Table 28.

**Table 26 — Modification to basic configurations 1a and 1b for dynamic segment – TSS**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	77	97	105	77	97	105
<i>gdTSSTransmitter</i> [gdBit]	1 <sup>a</sup>	11	15	1 <sup>a</sup>	11	15
<i>pDecodingCorrection</i> [ $\mu$ T]	12	52	68	24	104	136
<i>pMacroInitialOffset</i> [A,B] [MT]	5	6		5	6	
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	23		7	46		14
<sup>a</sup> <i>gdTSSTransmitter</i> = 1 [gdBit] which is an intentional protocol constraints violation.						

**Table 27 — Modification to basic configurations 2a and 2b for dynamic segment – TSS**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [ <i>gdBit</i> ]	70	80	84	70	80	84
<i>gdTSSTransmitter</i> [ <i>gdBit</i> ]	1 <sup>a</sup>	6	8	1 <sup>a</sup>	6	8
<i>pDecodingCorrection</i> [ $\mu$ T]	24	64	80	12	32	40
<i>pMacroInitialOffset</i> [A,B] [MT]	4		5	4		5
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	46	6	70	23	3	35

<sup>a</sup> *gdTSSTransmitter* = 1 [*gdBit*] which is an intentional protocol constraints violation.

**Table 28 — Modification to basic configuration 3 for dynamic segment – TSS**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdCASRxLowMax</i> [ <i>gdBit</i> ]	66	72	74
<i>gdTSSTransmitter</i> [ <i>gdBit</i> ]	1 <sup>a</sup>	4	5
<i>pDecodingCorrection</i> [ $\mu$ T]	24	48	56
<i>pMacroInitialOffset</i> [A,B] [MT]	4	5	
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	6	22	14

<sup>a</sup> *gdTSSTransmitter* = 1 [*gdBit*] which is an intentional protocol constraints violation.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) The LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a TSS length of
  - $3 / 8$  [*gdBit*] in cycle 8,
  - 1 [*gdBit*] in cycle 9,
  - *gdTSSTransmitter* [*gdBit*] in cycle 10,
  - *gdTSSTransmitter* + 2 +  $3 / 8$  [*gdBit*] in cycle 11, and
  - *gdTSSTransmitter* + 3 [*gdBit*] in cycle 12.
- 2) In the NIT of the cycle 8, it is verified (UT) that the syntax error flag / indicator is true and that the valid frame flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status.

- 3) In the NIT of cycles 9, 10 and 11, it is verified (UT) that the syntax error flag / indicator is false and that the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status.
- 4) In the NIT of the cycle 12, it is verified (UT) that the syntax error flag / indicator is true and that the valid frame flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the valid frame flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

### 7.2.2.2 Reserved bit

— **Test purpose**

Verify reception of the reserved bit in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the reserved bit set to '0' and it is verified (UT) that the reserved bit *vRF!Header!Reserved* is '0' in the frame contents data in the NIT of this cycle.
- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the reserved bit set to '1' and it is verified (UT) that the reserved bit *vRF!Header!Reserved* is '1' in the frame contents data in the NIT of this cycle.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the reserved bit set to '0' and it is verified (UT) that the reserved bit *vRF!Header!Reserved* is '0' in the frame contents data in the NIT of this cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The reserved bit *vRF!Header!Reserved* in the frame contents data is set accordingly.

### 7.2.2.3 Payload preamble indicator

#### — Test purpose

Verify reception of the payload preamble indicator in the dynamic segment.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

#### — Preamble (setup state)

Preamble I.

#### — Test execution

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the payload preamble indicator set to '0' and it is verified (UT) that the payload preamble indicator *vRF!Header!PPIndicator* is '0' in the frame contents data in the NIT of this cycle.
- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the payload preamble indicator set to '1' and it is verified (UT) that the payload preamble indicator *vRF!Header!PPIndicator* is '1' in the frame contents data in the NIT of this cycle.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the payload preamble indicator set to '0' and it is verified (UT) that the payload preamble indicator *vRF!Header!PPIndicator* is '0' in the frame contents data in the NIT of this cycle.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The payload preamble indicator *vRF!Header!PPIndicator* in the frame contents data is set accordingly.

### 7.2.2.4 Null frame indicator

#### — Test purpose

Verify reception of the null frame indicator in the dynamic segment.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the null frame indicator set to '1'. It is verified (UT) that the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status and that the flag *vSS!NFIndicator* is '1' in the slot status data of slot  $n_{\text{dyn}}$  in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot  $n_{\text{dyn}}$  corresponds to the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 8.
- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the null frame indicator set to '0' and all payload bytes set to 0x00. It is verified (UT) that the content error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status and that the flag *vSS!NFIndicator* is '0' in the slot status data of slot  $n_{\text{dyn}}$  in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot  $n_{\text{dyn}}$  corresponds to the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 8.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the null frame indicator set to '1'. It is verified (UT) that the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status and that the flag *vSS!NFIndicator* is '1' in the slot status data of slot  $n_{\text{dyn}}$  in the NIT of this cycle. It is also verified (UT) that the frame contents data of slot  $n_{\text{dyn}}$  corresponds to the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 10.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The flag *vSS!NFIndicator* in the slot status data is set accordingly. The content error flag / indicator and the valid frame flag / indicator in the slot status data and in the aggregated channel status is set accordingly. The IUT does not update frame contents data upon reception of a frame with content error.

### 7.2.2.5 Sync frame Indicator

— **Test purpose**

Verify reception of the sync frame indicator in the dynamic segment. Sync frame reception in the dynamic segment should cause a content error.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the sync frame indicator set to '1' and matching header CRC.  
It is verified (UT) that the sync frame indicator *vRF!Header!SyFIndicator* is '0' (holds its initial value) in the frame contents data of slot  $n_{dyn}$  and that the content error flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of this cycle.
- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the sync frame indicator set to '0' and matching header CRC.  
It is verified (UT) that the sync frame indicator *vRF!Header!SyFIndicator* is '0' in the frame contents data of slot  $n_{dyn}$  and that the content error flag / indicator is false in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of this cycle.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the sync frame indicator set to '1' and matching header CRC.  
It is verified (UT) that the sync frame indicator *vRF!Header!SyFIndicator* is '0' (holds the value from the previous cycle) in the frame contents data of slot  $n_{dyn}$  and that the content error flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of this cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The content error flag / indicator in the slot status data and in the aggregated channel status and the sync frame indicator *vRF!Header!SyFIndicator* in the frame contents data are set accordingly.

### 7.2.2.6 Startup frame indicator

— **Test purpose**

Verify reception of the startup frame indicator in the dynamic segment. Startup frame reception in the dynamic segment should cause a content error.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$n_{dyn} = gNumberOfStaticSlots + 1$ .

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the startup frame indicator set to '1' and matching header CRC. It is verified (UT) that the startup frame indicator *vRF!Header!SuFIndicator* is '0' (holds its initial value) in the frame contents data of slot  $n_{dyn}$  and the content error flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of this cycle.



- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the startup frame indicator set to '0' and matching header CRC. It is verified (UT) that the startup frame indicator *vRF!Header!SuFIndicator* is '0' in the frame contents data of slot  $n_{dyn}$  and the content error flag / indicator is false in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of this cycle.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the startup frame indicator set to '1' and matching header CRC. It is verified (UT) that the startup frame indicator *vRF!Header!SuFIndicator* is '0' (holds the value from the previous cycle) in the frame contents data of slot  $n_{dyn}$  and the content error flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of this cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The content error flag / indicator in the slot status data and in the aggregated channel status and the startup frame indicator *vRF!Header!SuFIndicator* in the frame contents data are set accordingly.

### 7.2.2.7 Frame ID

— **Test purpose**

Verify reception of the frame ID in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the frame ID set to  $n_{dyn}$  and matching header CRC.  
 It is verified (UT) that the frame ID *vRF!Header!FrameID* is  $n_{dyn}$  in the frame contents data of slot  $n_{dyn}$ , the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of this cycle.
- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the frame ID set to 0 and matching header CRC. It is verified (UT) that the frame ID *vRF!Header!FrameID* is  $n_{dyn}$  (holds the value from cycle 8) in the frame contents data of slot  $n_{dyn}$ , the content error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of this cycle.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the frame ID set to  $n_{dyn} + 1$  and matching header CRC. It is verified (UT) that the frame ID *vRF!Header!FrameID* is  $n_{dyn}$  (holds the value from cycle 8) in the frame contents data of slot  $n_{dyn}$ , the content error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of this cycle.

- 4) In cycle 11, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the frame ID set to  $n_{\text{dyn}}$  and matching header CRC. It is verified (UT) that the frame ID *vRF!Header!FrameID* is  $n_{\text{dyn}}$  in the frame contents data of slot  $n_{\text{dyn}}$ , the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of this cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The content error flag / indicator and the valid frame flag / indicator in the slot status data and in the aggregated channel status and the frame ID *vRF!Header!FrameID* in the frame contents data are set accordingly.

### 7.2.2.8 Payload length

— **Test purpose**

Verify reception of payload length in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a payload length equal to 1. It is verified (UT) that the length field *vRF!Header!Length* equals 1 in the frame contents data of slot  $n_{\text{dyn}}$  and that the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of this cycle.
- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a payload length equal to *cPayloadLengthMax* or 76 two-byte word for Basic Configuration 3. It is verified (UT) that the length field *vRF!Header!Length* in the frame contents data of slot  $n_{\text{dyn}}$  equals *cPayloadLengthMax* (Basic Configuration 1a, 1b, 2a, 2b) or 76 (Basic Configuration 3) two-byte word and that the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of this cycle.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a payload length equal to  $\text{ceil}(c\text{PayloadLengthMax} / 2)$ . It is verified (UT) that the length field *vRF!Header!Length* in the frame contents data of slot  $n_{\text{dyn}}$  equals  $\text{ceil}(c\text{PayloadLengthMax} / 2)$  and that the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of this cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator in the slot status data and in the aggregated channel status and the length field *vRF!Header!Length* in the frame contents data are set accordingly.

**7.2.2.9 Cycle count**

— **Test purpose**

Verify reception of the cycle counter in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the cycle counter set to 8. It is verified (UT) that the cycle counter *vRF!Header!CycleCount* is 8 in the frame contents data of slot  $n_{\text{dyn}}$ , the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of this cycle.
- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the cycle counter set to 7. It is verified (UT) that the cycle counter *vRF!Header!CycleCount* is 8 (holds the value from the previous cycle) in the frame contents data of slot  $n_{\text{dyn}}$ , the content error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of this cycle.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the cycle counter set to 10. It is verified (UT) that the cycle counter *vRF!Header!CycleCount* is 10 in the frame contents data of slot  $n_{\text{dyn}}$ , the content error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of this cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The content error flag / indicator and the valid frame flag / indicator in the slot status data and in the aggregated channel status and the cycle counter *vRF!Header!CycleCount* in the frame contents data are set accordingly.

#### 7.2.2.10 Header CRC

— **Test purpose**

Verify reception of the header CRC in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a correct header CRC. It is verified (UT) that the header CRC *vRF!Header!HeaderCRC* in the frame contents data of slot  $n_{\text{dyn}}$  equals the header CRC sent by the LT in slot  $n_{\text{dyn}}$  of cycle 8 and that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of this cycle.
- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a wrong header CRC (bit flip in the LSB of the header CRC). It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of this cycle.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a correct header CRC. It is verified (UT) that the header CRC *vRF!Header!HeaderCRC* in the frame contents data of slot  $n_{\text{dyn}}$  equals the header CRC sent by the LT in slot  $n_{\text{dyn}}$  of cycle 10 and that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of this cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator in the slot status data and in the aggregated channel status and the header CRC *vRF!Header!HeaderCRC* in the frame contents data are set accordingly.

#### 7.2.2.11 FSS / BSS

— **Test purpose**

Verify recognition of frame start sequence FSS and first byte start sequence BSS in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

The LT simulates an additional frame in dynamic slot  $n_{\text{dyn}}$  with the reserved bit, the payload preamble indicator, the sync frame indicator and the startup frame indicator set to '0' and the null frame indicator set to '1'.

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with FSS / BSS being the bit sequence 1-0. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with FSS / BSS being the bit sequence 1-1-0. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with FSS / BSS being the bit sequence 1-1-1-0. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 4) In cycle 11, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with FSS / BSS being the bit sequence 1-1-1-1-0. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 5) In cycle 12, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with FSS / BSS as a single bit set to 0. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 6) In cycle 13, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with FSS / BSS as a single bit set to 1. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 7) In cycle 14, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with FSS / BSS being the bit sequence 0-1. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 8) In cycle 15, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with FSS / BSS being the bit sequence 1-1. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 9) In cycle 16, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with FSS / BSS being the bit sequence 1-0-0. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 10) In cycle 17, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with FSS / BSS being the bit sequence 1-1-0-0. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the slot status data and in the aggregated channel status.

**7.2.2.12 Payload**

— **Test purpose**

Verify reception of payload data in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

The LT's payload data in slot  $n_{\text{dyn}}$  is 0x01 in byte 0, 0x02 in byte 1, ..., 0xFE in byte 253.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

If the IUT is not able to receive the whole payload of the frame due to size restrictions of receive buffers, the received bytes – starting with byte 0 – are compared to the transmitted ones. Bytes at the end of the frame exceeding the buffer size may be dropped.

- 1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a payload of 0 two-byte words. In the NIT of the cycle it is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status.
- 2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a payload of 1 two-byte words. In the NIT of the cycle it is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status and that the received payload data *vRF!Payload* in the frame contents data equals the one transmitted by the LT.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a payload of 32 two-byte words. In the NIT of the cycle it is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status and that the received payload data *vRF!Payload* in the frame contents data equals the one transmitted by the LT.
- 4) In cycle 11, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a payload of 64 two-byte words. In the NIT of the cycle it is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status and that the received payload data *vRF!Payload* in the frame contents data equals the one transmitted by the LT.
- 5) In cycle 12, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with a payload of 127 (Basic Configuration 1a, 1b, 2a, 2b) or 76 (Basic Configuration 3) two-byte word. In the NIT of the cycle it is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status and that the received payload data *vRF!Payload* in the frame contents data equals the one transmitted by the LT.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the slot status data and in the aggregated channel status and the received payload equals the payload transmitted by the LT.

### 7.2.2.13 BSS

— **Test purpose**

Verify recognition of byte start sequence BSS in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1$ .

— **Preamble (setup state)**

Preamble I.

— **Test execution**

1) In cycle 8, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with:

- (a) the BSS after the frame ID in the header segment,
- (b) the BSS after the first data byte Data 0 in the payload segment and
- (c) the BSS after the first CRC byte in the trailer segment

being the bit sequence 1-0. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.

2) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with:

- (a) the BSS after the frame ID in the header segment,
- (b) the BSS after the first data byte Data 0 in the payload segment and
- (c) the BSS after the first CRC byte in the trailer segment

being the bit sequence 0-1. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.

3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with:

- (a) the BSS after the frame ID in the header segment,
- (b) the BSS after the first data byte Data 0 in the payload segment and

- (c) the BSS after the first CRC byte in the trailer segment

being the bit sequence 0-0. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.

- 4) In cycle 11, the LT simulates a frame in dynamic slot  $n_{dyn}$  with:

- (a) the BSS after the frame ID in the header segment,
- (b) the BSS after the first data byte Data 0 in the payload segment and
- (c) the BSS after the first CRC byte in the trailer segment

being the bit sequence 1-1. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The syntax error flag / indicator is set accordingly in the slot status data and in the aggregated channel status.

### 7.2.2.14 Frame CRC

#### — Test purpose

Verify reception of frame CRC in the dynamic segment.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

#### — Preamble (setup state)

Preamble I.

#### — Test execution

- 1) In cycle 8, the LT simulates its frame in dynamic slot  $n_{dyn}$  correctly. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 9, the LT simulates its frame in dynamic slot  $n_{dyn}$  with a bit flip in the first bit of the payload data within the frame without adaption of the frame CRC. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.
- 3) In cycle 10, the LT simulates its frame in dynamic slot  $n_{dyn}$  with a bit flip in the first bit of the frame CRC within the frame. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.



- 4) In cycle 11, the LT simulates its frame in dynamic slot  $n_{\text{dyn}}$  correctly. It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the slot status data and in the aggregated channel status.

### 7.2.2.15 FES

— **Test purpose**

Verify recognition of frame end sequence FES in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in dynamic slot  $n_{\text{dyn}}$  with FES being the bit sequence 0-1. It is verified (UT) that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot  $n_{\text{dyn}}$  corresponds to the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 8.
- 2) In cycle 9, the LT simulates its frame in dynamic slot  $n_{\text{dyn}}$  with FES being the bit sequence 1-0. It is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot  $n_{\text{dyn}}$  corresponds to the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 8.
- 3) In cycle 10, the LT simulates its frame in dynamic slot  $n_{\text{dyn}}$  with FES being the bit sequence 0-0. It is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot  $n_{\text{dyn}}$  corresponds to the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 10.
- 4) In cycle 11, the LT simulates its frame in dynamic slot  $n_{\text{dyn}}$  with FES being the bit sequence 1-1. It is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot  $n_{\text{dyn}}$  corresponds to the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 10.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and valid frame flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

### 7.2.2.16 DTS

— **Test purpose**

Verify recognition of the dynamic trailing sequence DTS in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

The IUT is configured to transmit a dynamic frame in dynamic slot  $n_{\text{dyn}} + 1$ .

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates dynamic frames in slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 2$ . It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 2$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmits its frame in dynamic slot  $n_{\text{dyn}} + 1$  correctly.
- 2) In cycle 9, the LT simulates dynamic frames in slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 2$  with an incorrect DTS ending at the next but one minislot action point following the FES, i.e. with an DTS elongated by 1 *gdMinislot* in comparison to the DTS in cycle 8. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 2$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmits its frame in dynamic slot  $n_{\text{dyn}} + 1$  correctly and that the IUT's transmission starts 1 *gdMinislot* \* *gdMacrotick* / *pdMicrotick* +  $\xi + \xi_{\text{IUT}}$   $\mu\text{T}$  later than in cycle 8.
- 3) In cycle 10, the LT simulates dynamic frames in slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 2$  with an incorrect DTS ending 3 *gdBit* before the minislot start following the minislot action point after the FES, i.e. with an DTS elongated by  $((g\text{Minislot} - g\text{MinislotActionPointOffset}) * g\text{Macrotick} / g\text{dBit} - 3) [g\text{dBit}]$  in comparison to the DTS in cycle 8. It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 2$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmits its frame in dynamic slot  $n_{\text{dyn}} + 1$  correctly and that the IUT's transmission starts as in cycle 8 with a deviation of 0 +  $\xi + \xi_{\text{IUT}}$   $\mu\text{T}$ .
- 4) In cycle 11, the LT simulates dynamic frames in slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 2$  with an incorrect DTS ending 3 *gdBit* after the minislot start following the minislot action point after the FES, i.e. with an DTS elongated by  $((g\text{Minislot} - g\text{MinislotActionPointOffset}) * g\text{Macrotick} / g\text{dBit} + 3) g\text{dBit}$  in comparison to the DTS in cycle 8. It is verified (UT) that the valid frame flag / indicator is true and the

syntax error flag / indicator is false in the slot status data of slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 2$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmits its frame in dynamic slot  $n_{\text{dyn}} + 1$  correctly and that the IUT's transmission starts  $1 \text{ } g\text{dMinislot} * g\text{dMacrotick} / p\text{dMicrotick} + \xi + \xi_{\text{IUT}} \mu\text{T}$  later than in cycle 8.

- 5) In cycle 12, the LT simulates dynamic frames in slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 2$ . It is verified (UT) that the valid frame flag / indicator is true and the syntax error flag / indicator is false in the slot status data of slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 2$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmits its frame in dynamic slot  $n_{\text{dyn}} + 1$  correctly.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator and the syntax error flag / indicator are set accordingly in the slot status data and in the aggregated channel status.

### 7.2.2.17 MTS

— **Test purpose**

Verify the recognition of an MTS in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates a valid frame in dynamic slot  $n_{\text{dyn}}$ . 500  $\mu\text{T}$  after start of the NIT in this cycle and before the next dynamic segment, it is verified (UT) that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.
- 2) In cycle 9, the LT simulates a valid MTS (low phase of length  $g\text{dTSSTransmitter} + c\text{dCAS}$ ) in dynamic slot  $n_{\text{dyn}}$  starting at the minislot action point. 500  $\mu\text{T}$  after start of the NIT in this cycle and before the next dynamic segment, it is verified (UT) that the syntax error flag / indicator is true and the valid frame flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.
- 3) In cycle 10, the LT simulates a valid frame in dynamic slot  $n_{\text{dyn}}$ . 500  $\mu\text{T}$  after start of the NIT in this cycle and before the next dynamic segment, it is verified (UT) that the syntax error flag / indicator is false and the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the valid frame flag / indicator in the slot status data and in the aggregated channel status and the flag *vSSI!ValidMTS* in the symbol window status are set accordingly.

### 7.2.2.18 WUP

— **Test purpose**

Verify the recognition of a WUP in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates a valid frame in dynamic slot  $n_{\text{dyn}}$ . It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* and that the wakeup pattern received indicator is false in the wakeup and startup status in the NIT of the cycle.
- 2) In cycle 9, the LT simulates a valid WUP (consisting of 2 WUS) starting at the minislot action point of dynamic slot  $n_{\text{dyn}}$ . The low phase has a length of *gdWakeupRxLow* [*gdBit*], the high phase a length of *gdWakeupRxIdle* [*gdBit*]. It is verified (UT) that the syntax error flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* and that the wakeup pattern received indicator is false in the wakeup and startup status in the NIT of the cycle.
- 3) In cycle 10, the LT simulates a valid frame in dynamic slot  $n_{\text{dyn}}$ . It is verified (UT) that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* and that the wakeup pattern received indicator is false in the wakeup and startup status in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator in the slot status data and in the aggregated channel status, the wakeup status *vPOC!WakeupStatus* and the wakeup pattern received indicator are set accordingly.

### 7.2.2.19 Complete valid frame

— **Test purpose**

Verify frame reception in the dynamic segment.

— **Applicability**

SC, DC.

— **Configuration**

Table 29 defines the modification to basic configurations for *dynamic segment* – complete valid frame.

**Table 29 — Modification to basic configurations for dynamic segment – complete valid frame**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	2
<i>gMaxWithoutClockCorrectionFatal</i>	3
<i>pAllowHaltDueToClock</i>	false

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8 to 13, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$ . It is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 9 to 13, the LT stops transmission of its startup frame in slot 1.
- 3) In cycle 12, 500  $\mu\text{T}$  after cycles start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal passive* state (*vPOC!State* = NORMAL\_PASSIVE).
- 4) In the NIT of cycle 12 it is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator is set accordingly in the slot status data and in the aggregated channel status.

**7.2.2.20 Complete valid frame too late reaching symbol window**

— **Test purpose**

Verify frame reception in the dynamic segment with prolonged DTS or too long frame payload reaching the symbol window.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 30.

**Table 30 — Modification to basic configurations for dynamic segment – complete valid frame too late reaching symbol window**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>pLatestTx [Minislot]</i>	215	135	136
<i>pPayloadLengthDynMax [two-byte word]</i>	8		

$$n_{dyn} = gNumberOfStaticSlots + pLatestTx.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

The LT simulates its frame in slot  $n_{dyn}$  with the payload data 0x01 in byte 0, 0x02 in byte 1, ..., 0x20 in byte 31 and the reserved bit, the payload preamble indicator, the sync frame indicator and the startup frame indicator set to '0', and the null frame indicator set to '1'.

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{dyn}$  holding 8 two-byte words of payload and a DTS ending at the action point of minislot  $gNumberOfMinislots - gdDynamicSlotIdlePhase$ . 500  $\mu$ T after start of the NIT in this cycle and before the next dynamic segment, it is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status, that the syntax error flag / indicator is false in the slot status data of slot  $n_{dyn}$ , in the symbol window status and in the aggregated channel status and that the boundary violation flag / indicator is false in the slot status data of slot  $n_{dyn}$ , in the symbol window status and in the aggregated channel status. The UT clears the aggregated channel status after its verification.
- 2) In cycle 10, the LT simulates a frame in dynamic slot  $n_{dyn}$  holding 16 two-byte words of payload, i.e. the frame crosses the boundary to the symbol window and ends within the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next dynamic segment, it is verified (UT) that the valid frame flag / indicator is false in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status, that the syntax error flag / indicator is false in the slot status data of slot  $n_{dyn}$ , in the symbol window status and in the aggregated channel status and that the boundary violation flag / indicator is true in the slot status data of slot  $n_{dyn}$ , in the symbol window status and in the aggregated channel status. It is also verified (UT) that the frame contents data corresponds to the contents of the frame as

simulated by the LT in slot  $n_{dyn}$  of the last cycle.  
The UT clears the aggregated channel status after its verification.

- 3) In cycle 11, the LT simulates a frame in dynamic slot  $n_{dyn}$  holding 8 two-byte words of payload with a DTS ending  $gdMinislot - 5 * gdBit$  after the slot start of the last minislot causing a violation of the boundary between dynamic segment and symbol window during channel idle recognition. 500  $\mu$ T after start of the NIT in this cycle and before the next dynamic segment, it is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status, that the syntax error flag / indicator is false (frame decoding finished in the dynamic segment) in the slot status data of slot  $n_{dyn}$ , in the symbol window status and in the aggregated channel status and that the boundary violation flag / indicator is true in the slot status data of slot  $n_{dyn}$ , in the symbol window status and in the aggregated channel status. It is also verified (UT) that the frame contents data corresponds to the contents of the frame as simulated by the LT in slot  $n_{dyn}$  of cycle 11. The UT clears the aggregated channel status after its verification.
- 4) In cycle 12, the LT simulates a frame in dynamic slot  $n_{dyn}$  holding 8 two-byte words of payload and a DTS ending at the action point of minislot  $gNumberOfMinislots - gdDynamicSlotIdlePhase$ . 500  $\mu$ T after start of the NIT in this cycle and before the next dynamic segment, it is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status, that the syntax error flag / indicator is false in the slot status data of slot  $n_{dyn}$ , in the symbol window status and in the aggregated channel status and that the boundary violation flag / indicator is false in the slot status data of slot  $n_{dyn}$ , in the symbol window status and in the aggregated channel status. It is also verified (UT) that the frame contents data corresponds to the contents of the frame as simulated by the LT in slot  $n_{dyn}$  of cycle 12. The UT clears the aggregated channel status after its verification.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator in the slot status data and in the aggregated channel status, the boundary violation flag / indicator and the syntax error flag / indicator in the slot status data, in the symbol window status and in the aggregated channel status are set accordingly. The IUT shall not update the frame contents data of the active buffer, if the valid frame flag in the slot status data is false.

**7.2.2.21 Complete valid frame too late reaching NIT**

— **Test purpose**

Verify frame reception in the dynamic segment with prolonged DTS or too long frame payload reaching the network idle time.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 31.

**Table 31 — Modification to basic configurations for dynamic segment – complete valid frame too late reaching NIT**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>pLatestTx</i> [Minislot]	215	135	136
<i>pPayloadLengthDynMax</i> [two-byte word]	8		
<i>gdSymbolWindow</i> [MT]	0		
<i>gdNIT</i> [MT]	54	35	35

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + p\text{LatestTx}$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

The LT simulates its frame in slot  $n_{\text{dyn}}$  with the payload data 0x01 in byte 0, 0x02 in byte 1, ..., 0x20 in byte 31 and the reserved bit, the payload preamble indicator, the sync frame indicator and the startup frame indicator set to '0', and the null frame indicator set to '1'.

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  holding 8 two-byte words of payload and a DTS ending at the action point of minislot  $g\text{NumberOfMinislots} - g\text{DynamicSlotIdlePhase}$ .  
500  $\mu\text{T}$  after start of the next cycle and before the dynamic segment, it is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status,  
that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$ , in the NIT status and in the aggregated channel status and  
that the boundary violation flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$ , in the NIT status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.
- 2) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  holding 16 two-byte words of payload, i.e. the frame crosses the boundary to the NIT and ends within the NIT.  
500  $\mu\text{T}$  after start of the next cycle and before the dynamic segment, it is verified (UT) that the valid frame flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status,  
that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$ , in the NIT status and in the aggregated channel status and  
that the boundary violation flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$ , in the NIT status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.
- 3) In cycle 11, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  holding 8 two-byte words of payload with a DTS ending  $g\text{Minislot} - 5 * g\text{dBit}$  after the slot start of the last minislot causing a violation of the boundary between the dynamic segment and the NIT during channel idle recognition.  
500  $\mu\text{T}$  after start of the next cycle and before the dynamic segment, it is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status,  
that the syntax error flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$ , in the NIT status and in the aggregated channel status and  
that the boundary violation flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$ , in the NIT status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.



- 4) In cycle 12, the LT simulates a frame in dynamic slot  $n_{dyn}$  holding 8 two-byte words of payload and a DTS ending at the action point of minislot  $gNumberOfMinislots - gdDynamicSlotIdlePhase$ .
- 5) In cycle 13 within 500  $\mu$ T after start and before the dynamic segment, it is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status,  
 that the syntax error flag / indicator is false in the slot status data of slot  $n_{dyn}$ , in the NIT status and in the aggregated channel status and  
 that the boundary violation flag / indicator is false in the slot status data of slot  $n_{dyn}$ , in the NIT status and in the aggregated channel status.  
 The UT clears the aggregated channel status after its verification.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator in the slot status data and in the aggregated channel status, the boundary violation flag / indicator and the syntax error flag / indicator in the slot status data, in the NIT status and in the aggregated channel status are set accordingly.

**7.2.2.22 Noise**

— **Test purpose**

Verify recognition of noise in a dynamic slot.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates idle in dynamic slot  $n_{dyn}$ . It is verified (UT) that the syntax error flag / indicator is false in the slot status data of dynamic slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.  
 The UT clears the aggregated channel status after its verification.
- 2) In cycle 10, the LT simulates noise (low phase of length  $gdSampleClockPeriod$ ) in dynamic slot  $n_{dyn}$ . It is verified (UT) that the syntax error flag / indicator is false in the slot status data of dynamic slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.  
 The UT clears the aggregated channel status after its verification.
- 3) In cycle 11, the LT simulates noise (low phase of length  $2 * gdSampleClockPeriod$ ) in dynamic slot  $n_{dyn}$ . It is verified (UT) that the syntax error flag / indicator is false in the slot status data of dynamic slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.  
 The UT clears the aggregated channel status after its verification.

- 4) In cycle 12, the LT simulates noise (low phase of length  $3 * gdSampleClockPeriod$ ) in dynamic slot  $n_{dyn}$ . It is verified (UT) that the syntax error flag / indicator is false in the slot status data of dynamic slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.  
 The UT clears the aggregated channel status after its verification.
- 5) In cycle 13, the LT simulates noise (low phase of length  $(cStrobeOffset + 1) * gdSampleClockPeriod$ ) in dynamic slot  $n_{dyn}$ . It is verified (UT) that the syntax error flag / indicator is true in the slot status data of dynamic slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.  
 The UT clears the aggregated channel status after its verification.
- 6) In cycle 14, the LT simulates noise (low phase of length  $(gdTSSTransmitter + 2) * gdBit$ ) in dynamic slot  $n_{dyn}$ . It is verified (UT) that the syntax error flag / indicator is true in the slot status data of dynamic slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.  
 The UT clears the aggregated channel status after its verification.
- 7) In cycle 15, the LT simulates idle in dynamic slot  $n_{dyn}$ . It is verified (UT) that the syntax error flag / indicator is false in the slot status data of dynamic slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.  
 The UT clears the aggregated channel status after its verification.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the slot status data and in the aggregated channel status.

**7.2.2.23 Channel idle after transmission**

— **Test purpose**

Verify the length of the channel idle delimiter. The IUT shall be able to detect an incoming communication element earliest *cChannelIdleDelimiter* after the end of its own transmission.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 32.

**Table 32 — Modification to basic configurations for dynamic segment – channel idle after transmission**

Parameter	Modification		
	I	II	III
<i>gdIgnoreAfterTx [gdBit]</i>	0	7	15

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

The IUT is configured to transmit a frame in the dynamic slot  $n_{dyn}$  with the payload 0xAA in byte 1 and 0x55 in byte 2.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

1) In cycle 8, the LT simulates a low phase of length  $gdBit$  after a period of  $cChannelIdleDelimiter - 1$  [ $gdBit$ ] past the last bit of the DTS in the IUT's frame in slot  $n_{dyn}$ . It is verified (UT) that the syntax error flag / indicator is false in the transmit buffer status of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.

2) In cycle 9, the LT simulates a low phase of length  $gdBit$  after a period of  $cChannelIdleDelimiter$  [ $gdBit$ ] past the last bit of the DTS in the IUT's frame in slot  $n_{dyn}$ . It is verified (UT) that

(I, II) the syntax error flag / indicator is true and

(III) the syntax error flag / indicator is false

in the transmit buffer status of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle.

3) In cycle 10, the LT simulates a low phase of length  $gdBit$  after a period of 3  $gdBit$  and a second low phase of length  $gdBit$  after a period of  $cChannelIdleDelimiter$  [ $gdBit$ ] past the last bit of the DTS in the IUT's frame in slot  $n_{dyn}$ .

4) In cycle 10, the LT simulates an additional frame in dynamic slot  $n_{dyn} + 1$ .

5) In the NIT of cycle 10, it is verified (UT) that

(I) the syntax error flag / indicator is false,

(II) the syntax error flag / indicator is true and

(III) the syntax error flag / indicator is false

in the transmit buffer status of slot  $n_{dyn}$  and in the aggregated channel status, that the frame transmitted indicator is true in the transmit buffer status. In addition, it is verified (UT) that the valid frame flag is true in the slot status data of slot  $n_{dyn} + 1$  that the frame contents data of slot  $n_{dyn} + 1$  corresponds to the contents of the frame as simulated by the LT.

6) In cycle 11, the LT simulates an additional frame in dynamic slot  $n_{dyn} + 1$ .

7) In the NIT of cycle 11, it is verified (UT) the boundary violation flag / indicator is false in the transmit buffer status of slot  $n_{dyn}$  and in the aggregated channel status and that the valid frame flag is true in the slot status data of slot  $n_{dyn} + 1$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator in the transmit buffer status and in the aggregated channel status, the frame transmitted indicator in the transmit buffer status, and the valid frame flag in the slot status data are set accordingly and the received frame contents are as expected.

**7.2.2.24 Dynamic frame starting in the dynamic segment offset**

— **Test purpose**

Verify correct reception of a dynamic frame starting in the dynamic segment offset.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 33.

**Table 33 — Modification to basic configurations for dynamic segment – dynamic frame starting in the dynamic segment offset**

Parameter	Modification to Basic Configurations			
	1a & 1b	2a	2b	3
<i>gdActionPointOffset [MT]</i>	7	6	6	6
<i>gdStaticSlot [MT]</i>	38	35	37	61
<i>gNumberOfStaticSlots</i>	78	42	40	23
<i>gdNIT [MT]</i>	22	24	14	55
<i>pMacroInitialOffset[A,B] [MT]</i>	9	7	7	8

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates an additional frame in dynamic slot  $n_{\text{dyn}}$ . It is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 9, the LT simulates an additional frame in dynamic slot  $n_{\text{dyn}}$  2 MT after the end of the last static slot. It is verified (UT) that the valid frame flag / indicator is true, the syntax error flag / indicator is false, the content error flag / indicator is false and the boundary violation flag / indicator is false in the slot status data of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle. It is also verified (UT) that the frame contents data of slot  $n_{\text{dyn}}$  corresponds to the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 9.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator, the syntax error flag / indicator, the content error flag / indicator, and the boundary violation flag / indicator in the slot status data and in the aggregated channel status are set accordingly and the received frame contents are as expected.

#### 7.2.2.25 Noise before transmitted dynamic frame

— **Test purpose**

Verify correct handling of noise before transmitting a frame in the dynamic segment. Noise on the bus occurs before the frame transmission in the same dynamic slot.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

The IUT is configured to transmit a frame in the dynamic slot  $n_{\text{dyn}}$  with a payload of 0xAA in byte 1 and 0x55 in byte 2.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In slot  $n_{\text{dyn}}$  of cycle 8, 5 *gBit* before the IUT begins its frame transmission the LT simulates a low phase of length 1 *gBit*.
- 2) In slot  $n_{\text{dyn}} + 1$  of cycle 8, the LT simulates a frame with a payload length of 1 two-byte word and the payload data 0x55 in byte 1 and 0xAA in byte 2.
- 3) In the NIT of cycle 8, it is verified (UT) that the frame transmitted indicator is true, the transmission conflict flag is true and the syntax error flag is true in the transmit buffer status of slot  $n_{\text{dyn}}$ . It is also verified (UT) that the valid frame flag is true in the slot status data of slot  $n_{\text{dyn}} + 1$  and that the frame contents data of slot  $n_{\text{dyn}} + 1$  corresponds to the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}} + 1$  of cycle 8.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The frame transmitted indicator, the transmission conflict flag and the syntax error flag in the transmit buffer status, the valid frame flag in the slot status data and the frame contents data are set accordingly.

#### 7.2.2.26 Independent nature of the dynamic segment

— **Test purpose**

Verify the independent nature of the dynamic segment for dual channel devices. It is possible that a frame transmission that is attempted on both channels may be successful only on one channel. It is also possible that a frame successfully transmitted on both channels but at different points in time on the different channels.

— **Applicability**

DC.

## — Configuration

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + cd\text{FSS} + 50 + \text{PayloadLength} * 20 + 30 + cd\text{FES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

The IUT is configured to send a dynamic frame on both channels in slots  $n_{\text{dyn}} + 1$  and  $g\text{NumberOfStaticSlots} + p\text{LatestTx}$ . One transmit buffer per channel is set up for transmission in slot  $n_{\text{dyn}} + 1$  for cycle 9 and one transmit buffer per channel is set up for transmission in slot  $g\text{NumberOfStaticSlots} + p\text{LatestTx}$  for cycle 10.

## — Preamble (setup state)

Preamble III.

## — Test execution

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the frame ID set to  $n_{\text{dyn}}$  on channel A.
- 2) In the dynamic segment of cycle 9, it is verified (LT) that the IUT transmits its frame in slot  $n_{\text{dyn}} + 1$  correctly (starting at the minislot action point +  $\xi + \xi_{\text{IUT}} \mu\text{T}$  of minislot  $n_{\text{end}} + 1$  for channel A and minislot 2 for channel B).
- 3) In cycle 9, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot ID of the last frame transmission in the dynamic segment ( $v\text{LastDynTxSlot}$ ) on both channels is  $n_{\text{dyn}} + 1$  in the dynamic segment status.
- 4) In cycle 10, the LT simulates a frame in dynamic slot  $g\text{NumberOfStaticSlots} + p\text{LatestTx} - 1$  with the frame ID set to  $g\text{NumberOfStaticSlots} + p\text{LatestTx} - 1$  on channel B.
- 5) In the dynamic segment of cycle 10, it is verified (LT) that the IUT transmits its frame in slot  $g\text{NumberOfStaticSlots} + p\text{LatestTx}$  correctly on channel A and that the IUT does not transmit a frame on channel B in the dynamic segment.
- 6) In cycle 10, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot ID of the last frame transmission in the dynamic segment ( $v\text{LastDynTxSlot}$ ) on channel A is  $g\text{NumberOfStaticSlots} + p\text{LatestTx}$  and that the slot ID of the last frame transmission in the dynamic segment ( $v\text{LastDynTxSlot}$ ) on channel B is 0 in the dynamic segment status.

Figure 17 depicts the independent nature of the dynamic segment.




Figure 17 — Independent nature of the dynamic segment

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames in the dynamic segment as expected and sets *vLastDynTxSlot* accordingly.

## 7.2.3 Symbol window

### 7.2.3.1 MTS

— **Test purpose**

Verify the reception of an MTS in the symbol window.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 34, Table 35 and Table 36.

**Table 34 — Modification to basic configurations 1a and 1b for symbol window – MTS**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	77	97	105	77	97	105
<i>gdTSSTransmitter</i> [gdBit]	1 <sup>a</sup>	11	15	1 <sup>a</sup>	11	15
<i>pDecodingCorrection</i> [ $\mu$ T]	12	52	68	24	104	136
<i>pMacroInitialOffset</i> [A,B] [MT]	5	6		5	6	
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	23		7	46		14
<sup>a</sup> <i>gdTSSTransmitter</i> = 1 [gdBit] which is an intentional protocol constraints violation.						

**Table 35 — Modification to basic configurations 2a and 2b for symbol window – MTS**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	70	80	84	70	80	84
<i>gdTSSTransmitter</i> [gdBit]	1 <sup>a</sup>	6	8	1 <sup>a</sup>	6	8
<i>pDecodingCorrection</i> [ $\mu$ T]	24	64	80	12	32	40
<i>pMacroInitialOffset</i> [A,B] [MT]	4		5	4		5
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	46	6	70	23	3	35
<sup>a</sup> <i>gdTSSTransmitter</i> = 1 [gdBit] which is an intentional protocol constraints violation.						



**Table 36 — Modification to basic configuration 3 for symbol window – MTS**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdCASRxLowMax</i> [ <i>gdBit</i> ]	66	72	74
<i>gdTSSTransmitter</i> [ <i>gdBit</i> ]	1 <sup>a</sup>	4	5
<i>pDecodingCorrection</i> [ $\mu$ T]	24	48	56
<i>pMacroInitialOffset</i> [A,B] [MT]	4	5	
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	6	22	14
<sup>a</sup> <i>gdTSSTransmitter</i> = 1 [ <i>gdBit</i> ] which is an intentional protocol constraints violation.			

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.  
The UT clears the aggregated channel status after its verification.
- 2) In cycle 9, the LT simulates an MTS of length *cdCASRxLowMin* in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false and the boundary violation flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is true in the symbol window status.  
The UT clears the aggregated channel status after its verification.
- 3) In cycle 10, the LT simulates an MTS of length *cdCASRxLowMin* – 1 in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.  
The UT clears the aggregated channel status after its verification.
- 4) In cycle 11, the LT simulates an MTS of length *gdCASRxLowMax* in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is true in the symbol window status.  
The UT clears the aggregated channel status after its verification.
- 5) In cycle 12, the LT simulates an MTS of length *gdCASRxLowMax* + 1 in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is true in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.  
The UT clears the aggregated channel status after its verification.
- 6) In cycle 13, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.  
The UT clears the aggregated channel status after its verification.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator in the symbol window status and in the aggregated channel status and the flag *vSS!ValidMTS* in the symbol window status are set accordingly.

### 7.2.3.2 Two MTS within symbol window

— **Test purpose**

Verify the reception of two media access test symbols in the symbol window.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false and the boundary violation flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.  
The UT clears the aggregated channel status after its verification.
- 2) In cycle 9, the LT simulates two valid media access test symbols of length *gdTSSTransmitter + cdCAS* in the symbol window. The gap between the media access test symbols is  $2 * cChannellleDelimiter$ . 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false and the boundary violation flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is true in the symbol window status.  
The UT clears the aggregated channel status after its verification.
- 3) In cycle 10, the LT simulates two valid media access test symbols of length *gdTSSTransmitter + cdCAS* with the first media access test symbol starting *gdTSSTransmitter* before the beginning of the symbol window and crossing the boundary between dynamic segment and symbol window and the second media access test symbol staying within the symbol window. The gap between the media access test symbols is  $2 * cChannellleDelimiter$ . 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false and the boundary violation flag / indicator is true in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is true in the symbol window status.  
The UT clears the aggregated channel status after its verification.
- 4) In cycle 11, the LT simulates two valid media access test symbols of length *gdTSSTransmitter + cdCAS* with the first media access test symbol staying within the symbol window and the second media access test symbol starting *gdTSSTransmitter* before the end of the symbol window and crossing the boundary between symbol window and NIT. The gap between the media access test symbols is  $2 * cChannellleDelimiter$ . 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false and the

boundary violation flag / indicator is true in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is true in the symbol window status.  
The UT clears the aggregated channel status after its verification.

- 5) In cycle 12, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false and the boundary violation flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.  
The UT clears the aggregated channel status after its verification.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the boundary violation flag / indicator in the symbol window status and in the aggregated channel status and the flag *vSS!ValidMTS* in the symbol window status are set accordingly.

### 7.2.3.3 Complete syntactically correct frame within symbol window

— **Test purpose**

Verify correct handling of a frame received in the symbol window.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 37.

**Table 37 — Modification to basic configuration 3 for symbol window – complete syntactically correct frame within symbol window**

Parameter	Modification to Basic Configuration
	3
<i>gdSymbolWindow [MT]</i>	31
<i>gNumberOfMinislots</i>	143
<i>gdNIT [MT]</i>	18
<i>pLatestTx [Minislot]</i>	66

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.  
The UT clears the aggregated channel status after its verification.

- 2) In the symbol window of cycle 9, starting at the symbol window action point the LT simulates a frame with a payload length of 1 two-byte word with all bytes set to 0x00, the frame ID set to 1, the reserved bit, the payload preamble indicator, the sync frame indicator and the startup frame indicator set to '0' and the null frame indicator set to '1'.  
The UT clears the aggregated channel status after its verification.
- 3) 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is true and the boundary violation flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.  
The UT clears the aggregated channel status after its verification.
- 4) In cycle 10, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.  
The UT clears the aggregated channel status after its verification.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator in the symbol window status and in the aggregated channel status and the flag *vSS!ValidMTS* in the symbol window status are set accordingly.

#### 7.2.3.4 Complete syntactically correct frame reaching NIT

— **Test purpose**

Verify correct handling of a frame received in the symbol window crossing the boundary to the NIT.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the symbol window and in the NIT. 500  $\mu$ T after start of the next cycle and before the symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status, in the NIT status and in the aggregated channel status and that the boundary violation flag / indicator is false in the symbol window status, in the NIT status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.
- 2) In cycle 9, the LT simulates a frame with a payload length of 1 two-byte word with all bytes set to 0x00, the frame ID set to 1, the reserved bit, the payload preamble indicator, the sync frame indicator and the startup frame indicator set to '0' and the null frame indicator set to '1' starting 4 MT for the basic configurations 1a, 1b, 2a and 2b and 14 MT for the basic configuration 3 before the end of the symbol window and ending within the NIT, i.e. a frame crossing the boundary between the symbol

window and the NIT.

500  $\mu$ T after start of the next cycle and before the symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status, in the NIT status and in the aggregated channel status, that the boundary violation flag / indicator is true in the symbol window status, in the NIT status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.

The UT clears the aggregated channel status after its verification.

- 3) In cycle 10, the LT simulates a frame with a payload length of 1 two-byte word with all bytes set to 0x00, the frame ID set to 1, the reserved bit, the payload preamble indicator, the sync frame indicator and the startup frame indicator set to '0' and the null frame indicator set to '1' starting within the symbol window and ending  $5 * gdBit$  before the boundary to the NIT, i.e. the frame causes a violation of the boundary between the symbol window and the NIT during channel idle recognition.

500  $\mu$ T after start of the next cycle and before the symbol window, it is verified (UT) that the syntax error flag / indicator is true in the symbol window status and in the aggregated channel status, that the syntax error flag is false in the NIT status, that the boundary violation flag / indicator is true in the symbol window status, in the NIT status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.

The UT clears the aggregated channel status after its verification.

- 4) In cycle 11, the LT simulates idle in the symbol window and the NIT. 500  $\mu$ T after start of the next cycle and before the symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status, in the NIT status and in the aggregated channel status and that the boundary violation flag / indicator is false in the symbol window status, in the NIT status and in the aggregated channel status.

The UT clears the aggregated channel status after its verification.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The syntax error flag / indicator and the boundary violation flag / indicator are set accordingly in the symbol window status, in the NIT status and in the aggregated channel status.

### 7.2.3.5 Wakeup decoding

#### — Test purpose

Verify correct handling of wakeup pattern the reception in the symbol window. The wakeup pattern begins in dynamic segment or in symbol window and ends in symbol window or in NIT.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 38.

**Table 38 — Modification to basic configurations for symbol window – wakeup decoding**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	2
<i>gMaxWithoutClockCorrectionFatal</i>	3
<i>pAllowHaltDueToClock</i>	false

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the symbol window. 500 µT after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the flag *vSS!ValidMTS* is false in the symbol window status, that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is false in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.
- 2) In the symbol window of cycle 9, starting at the symbol window action point, the LT simulates a sequence of low phase – idle phase – low phase (see Figure 18 a). The low phase has a length of *gdWakeupRxLow [gdBit]*, the idle phase a length of *gdWakeupRxIdle [gdBit]*. 500 µT after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the flag *vSS!ValidMTS* is true (first low phase of length *gdWakeupRxLow* interpreted as valid MTS) for Basic Configuration 1a and 1b and false for Basic Configuration 2a, 2b and 3 in the symbol window status, that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is true in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.
- 3) In the dynamic segment of cycle 10, starting *gdWakeupRxIdle / 2 [gdBit]* before the end of the dynamic segment, the LT simulates a sequence of low phase – idle phase – low phase (see Figure 18 b). The low phase has a length of *gdWakeupRxLow [gdBit]*, the idle phase a length of *gdWakeupRxIdle [gdBit]*. 500 µT after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the flag *vSS!ValidMTS* is true (second low phase of length *gdWakeupRxLow* interpreted as valid MTS) for Basic Configuration 1a and 1b and false for Basic Configuration 2a, 2b and 3 in the symbol window status, that the boundary violation flag / indicator is true in the symbol window status and in the aggregated channel status, that the syntax error flag / indicator is false for Basic Configuration 1a and 1b and true for Basic Configurations 2a, 2b and 3 in the symbol window status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is true in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.
- 4) In the symbol window of cycle 11, starting  $5 / 2 * gdWakeupRxLow [gdBit] + 2 * gdWakeupRxIdle [gdBit]$  before the end of the symbol window, the LT simulates a sequence of a low phase – idle phase – low phase – idle phase – low phase (see Figure 18 c). The low phase has a length of *gdWakeupRxLow [gdBit]*, the idle phase a length of *gdWakeupRxIdle [gdBit]*. 500 µT after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the flag *vSS!ValidMTS* is true (first low phase of length *gdWakeupRxLow* interpreted as valid MTS) for Basic Configuration 1a and 1b and false for Basic Configuration 2a, 2b and 3 in the symbol window status, that the boundary violation flag / indicator is true in the symbol window status, in the NIT status and in the aggregated channel status, that the syntax error flag is false in the symbol window status, that the syntax error flag / indicator is false for Basic Configuration 1a and 1b and true for Basic Configurations 2a, 2b and 3 in the NIT status and in the aggregated channel status, that the wakeup status


*vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is true in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.

- 5) In cycle 12, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the flag *vSS!ValidMTS* is false in the symbol window status, that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is false in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.
- 6) In cycle 13 to 21, the LT stops transmission of its startup frame in slot 1.
- 7) In cycle 17, 500  $\mu$ T after cycles start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal passive* state (*vPOC!State* = NORMAL\_PASSIVE).
- 8) In cycle 17, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the flag *vSS!ValidMTS* is false in the symbol window status, that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is false in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.
- 9) In the symbol window of cycle 18, starting at the symbol window action point, the LT simulates a sequence of low phase – idle phase – low phase (see Figure 18 a). The low phase has a length of *gdWakeupRxLow* [*gdBit*], the idle phase a length of *gdWakeupRxIdle* [*gdBit*]. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the flag *vSS!ValidMTS* is true (first low phase of length *gdWakeupRxLow* interpreted as valid MTS) for Basic Configuration 1a and 1b and false for Basic Configuration 2a, 2b and 3 in the symbol window status, that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is true in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.
- 10) In the dynamic segment of cycle 19, starting *gdWakeupRxIdle* / 2 [*gdBit*] before the end of the dynamic segment, the LT simulates a sequence of low phase – idle phase – low phase (see Figure 18 b). The low phase has a length of *gdWakeupRxLow* [*gdBit*], the idle phase a length of *gdWakeupRxIdle* [*gdBit*]. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the flag *vSS!ValidMTS* is true (second low phase of length *gdWakeupRxLow* interpreted as valid MTS) for Basic Configuration 1a and 1b and false for Basic Configuration 2a, 2b and 3 in the symbol window status, that the boundary violation flag / indicator is true in the symbol window status and in the aggregated channel status, that the syntax error flag / indicator is false for Basic Configuration 1a and 1b and true for Basic Configurations 2a, 2b and 3 in the symbol window status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is true in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.
- 11) In the symbol window of cycle 20, starting  $5 / 2 * gdWakeupRxLow$  [*gdBit*] +  $2 * gdWakeupRxIdle$  [*gdBit*] before the end of the symbol window, the LT simulates a sequence of a low phase – idle phase – low phase – idle phase – low phase (see Figure 18 c). The low phase has a length of *gdWakeupRxLow* [*gdBit*], the idle phase a length of *gdWakeupRxIdle* [*gdBit*]. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the flag *vSS!ValidMTS* is true (first low phase of length *gdWakeupRxLow* interpreted as valid MTS) for Basic Configuration 1a and 1b and false for Basic Configuration 2a, 2b and 3 in the symbol window status, that the boundary violation flag / indicator is true in the symbol window status, in the NIT status and in the aggregated channel status, that the syntax error flag is false in the symbol window status, that the syntax error flag / indicator is false for Basic Configuration 1a and 1b and true for Basic Configurations 2a, 2b and 3 in the symbol window status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is true in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.

3 in the NIT status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is true in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.

- 12) In cycle 21, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the flag *vSS!ValidMTS* is false in the symbol window status, that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is false in the wakeup and startup status.  
 The UT clears the aggregated channel status after its verification.

Figure 18 depicts the Wakeup decoding – different scenarios of WUP reception in the symbol window.



**Figure 18 — Wakeup decoding – different scenarios of WUP reception in the symbol window**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator, the boundary violation flag / indicator and the flag *vSS!ValidMTS* in the symbol window status, in the aggregated channel status and in the NIT status, the wakeup status *vPOC!WakeupStatus* and the wakeup pattern received indicator are set accordingly.

**7.2.3.6 Noise**

— **Test purpose**

Verify correct handling of noise in the symbol window.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.



— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.
- 2) In cycle 9, the LT simulates noise (low phase of length  $gdSampleClockPeriod$ ) in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.
- 3) In cycle 10, the LT simulates noise (low phase of length  $2 * gdSampleClockPeriod$ ) in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.
- 4) In cycle 11, the LT simulates noise (low phase of length  $3 * gdSampleClockPeriod$ ) in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.
- 5) In cycle 12, the LT simulates noise (low phase of length  $(cStrobeOffset + 1) * gdSampleClockPeriod$ ) in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.
- 6) In cycle 13, the LT simulates noise (low phase of length  $(gdTSSTransmitter + 2) * gdBit$ ) in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.
- 7) In cycle 14, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false in the symbol window status and in the aggregated channel status.  
The UT clears the aggregated channel status after its verification.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the symbol window status and in the aggregated channel status.

7.2.3.7 Three MTS within symbol window

— Test purpose

Verify the reception of three media access test symbols in the symbol window with one symbol crossing symbol window boundary. The IUT shall set the syntax error flag / indicator, the boundary violation flag / indicator and the flag *vSS!ValidMTS* for that receive scenario.

— Applicability

SC, DC.

— Configuration

All basic configurations using the modifications as listed in Table 39.

Table 39 — Modification to basic configuration 3 for symbol window – three MTS within symbol window

Parameter	Modification to Basic Configuration
	3
<i>gdSymbolWindow [MT]</i>	32
<i>gNumberOfMinislots</i>	143
<i>gdNIT [MT]</i>	17
<i>pLatestTx [Minislot]</i>	66

— Preamble (setup state)

Preamble I.

— Test execution

- 1) In cycle 8, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that syntax error flag / indicator is false and the boundary violation flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status. The UT clears the aggregated channel status after its verification.
- 2) In cycle 9, the LT simulates three valid media access test symbols of length *gdTSSTransmitter + cdCAS* with the first media access test symbol starting *gdTSSTransmitter* before the beginning of the symbol window and crossing the boundary between dynamic segment and symbol window and the other media access test symbols staying within the symbol window. The gap between the media access test symbols is  $2 * cChannelIdleDelimiter$ . 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the syntax error flag / indicator is false and the boundary violation flag / indicator is true in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is true in the symbol window status. The UT clears the aggregated channel status after its verification.
- 3) In cycle 10, the LT simulates three valid media access test symbols of length *gdTSSTransmitter + cdCAS* with the first two media access test symbols staying within the symbol window and the third media access test symbol starting *gdTSSTransmitter* before the end of the symbol window and crossing the boundary between symbol window and NIT. The gap between the media access test symbols is  $2 * cChannelIdleDelimiter$ . 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the boundary violation flag / indicator is true in the symbol window status and in the aggregated channel status and that the syntax error flag is false and the

flag *vSS!ValidMTS* is true in the symbol window status.  
The UT clears the aggregated channel status after its verification.

- 4) In cycle 11, the LT simulates idle in the symbol window. 500  $\mu$ T after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that syntax error flag / indicator is false and the boundary violation flag / indicator is false in the symbol window status and in the aggregated channel status and that the flag *vSS!ValidMTS* is false in the symbol window status.  
The UT clears the aggregated channel status after its verification.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the boundary violation flag / indicator in the symbol window status and in the aggregated channel status and the flag *vSS!ValidMTS* in the symbol window status are set accordingly.

**7.2.3.8 WUDOP reception**

— **Test purpose**

Verify correct handling of WUDOP reception with and without noise. The IUT shall not accept the first low phase of WUDOP, if the idle phase ahead was too short due to noise. The IUT shall accept the WUDOP when wakeup is decoded in the symbol window or in the NIT.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 40, Table 41 and Table 42.

**Table 40 — Modification to basic configurations 1a and 1b for symbol window – WUDOP reception**

Parameter	Modification to Basic Configurations			
	1a		1b	
	I	II	I	II
<i>gMaxWithoutClockCorrectionPassive</i>	1			
<i>gMaxWithoutClockCorrectionFatal</i>	3			
<i>gdSymbolWindow [MT]</i>	40	34	40	34
<i>gdSymbolWindowActionPointOffset [MT]</i>	2 <sup>a</sup>	2 <sup>a</sup>	2 <sup>a</sup>	2 <sup>a</sup>
<i>gdNIT [MT]</i>	14	20	14	20
<sup>a</sup> Intentional protocol constraints violation.				

**Table 41 — Modification to basic configurations 2a and 2b for symbol window – WUDOP reception**

Parameter	Modification to Basic Configurations			
	2a		2b	
	I	II	I	II
<i>gMaxWithoutClockCorrectionPassive</i>	1			
<i>gMaxWithoutClockCorrectionFatal</i>	3			
<i>gdSymbolWindow [MT]</i>	23	17	23	17
<i>gdSymbolWindowActionPointOffset [MT]</i>	1 <sup>a</sup>	1 <sup>a</sup>	1 <sup>a</sup>	1 <sup>a</sup>
<i>gdNIT [MT]</i>	12	18	12	18

<sup>a</sup> Intentional protocol constraints violation.

**Table 42 — Modification to basic configuration 3 for symbol window – WUDOP reception**

Parameter	Modification to Basic Configuration	
	3	
	I	II
<i>gMaxWithoutClockCorrectionPassive</i>	1	
<i>gMaxWithoutClockCorrectionFatal</i>	3	
<i>gdSymbolWindow [MT]</i>	24	17
<i>gdSymbolWindowActionPointOffset [MT]</i>	1 <sup>a</sup>	1 <sup>a</sup>
<i>gdNIT [MT]</i>	11	18

<sup>a</sup> Intentional protocol constraints violation.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the symbol window. 500 μT after start of the NIT in this cycle and before the next symbol window, it is verified (UT) that the wakeup pattern received indicator is false in the wakeup and startup status on the available channel(s).
- 2) In the symbol window of cycle 9, starting at the symbol window action point, the LT simulates:
  - (a) a valid WUDOP symbol (low – high – low – high – low phase, each low or high with a length of *gdWakeupTxActive* [gdBit]) on the available channel(s).
  - (b) a low – high – low phase, each with a length of *gdWakeupTxActive* [gdBit] on the available channel(s).
- 3) In cycle 9,  $(3 * gdWakeupTxActive + gdWakeupRxIdle) * gdBit / pdMicrotick + 500 \mu T$  after the symbol window action point, it is verified (UT) that the wakeup pattern received indicator is true on the available channel(s) in the wakeup and startup status. The UT resets the wakeup pattern received indicator.

- 4) In the dynamic segment of cycle 10, starting 1 macrotick before the end of the dynamic segment, the LT simulates noise (a low phase of length 3 [*gdBit*]) on the available channel(s).
- 5) In the symbol window of cycle 10, starting at the symbol window action point, the LT simulates:
  - (a) a valid WUDOP symbol on the available channel(s).
  - (b) a low – high – low phase, each with a length of *gdWakeupTxActive* [*gdBit*] on the available channel(s).
- 6) In cycle 10,  $(5 * gdWakeupTxActive + gdWakeupRxIdle) * gdBit / pdMicrotick + 500 \mu T$  after the symbol window action point, it is verified (UT) that the wakeup pattern received indicator
  - (a) is true on the available channel(s) in the wakeup and startup status. The UT resets the wakeup pattern received indicator.
  - (b) is false on the available channel(s) in the wakeup and startup status.
- 7) In cycle 11 to 13, the LT stops transmission of its startup frame in slot 1.
- 8) In cycle 12, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*).
- 9) In the symbol window of cycle 12, starting at the symbol window action point, the LT simulates:
  - (a) a valid WUDOP symbol on the available channel(s).
  - (b) a low – high – low phase, each with a length of *gdWakeupTxActive* [*gdBit*] on the available channel(s).
- 10) In cycle 12,  $(3 * gdWakeupTxActive + gdWakeupRxIdle) * gdBit / pdMicrotick + 500 \mu T$  after the symbol window action point, it is verified (UT) that the wakeup pattern received indicator is true on the available channel(s) in the wakeup and startup status. The UT resets the wakeup pattern received indicator.
- 11) In the dynamic segment of cycle 13, starting 1 macrotick before the end of the dynamic segment, the LT simulates noise (a low phase of length 3 [*gdBit*]) on the available channel(s).
- 12) In the symbol window of cycle 13, starting at the symbol window action point, the LT simulates:
  - (a) a valid WUDOP symbol on the available channel(s).
  - (b) a low – high – low phase, each with a length of *gdWakeupTxActive* [*gdBit*] on the available channel(s).
- 13) In cycle 13,  $(5 * gdWakeupTxActive + gdWakeupRxIdle) * gdBit / pdMicrotick + 500 \mu T$  after the symbol window action point, it is verified (UT) that the wakeup pattern received indicator:
  - (a) is true on the available channel(s) in the wakeup and startup status.
  - (b) is false on the available channel(s) in the wakeup and startup status.

Figure 19 depicts the WUDOP reception – different scenarios of WUDOP reception with and without noise.




Figure 19 — WUDOP reception – different scenarios of WUDOP reception with and without noise

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The wakeup pattern received indicator in the wakeup pattern received status is set accordingly.

**7.2.4 Network idle time**

**7.2.4.1 Complete syntactically correct frame within NIT**

— **Test purpose**

Verify correct handling of a frame received during network idle time.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 43.

**Table 43 — Modification to basic configurations for network idle time – complete syntactically correct frame within NIT**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdSymbolWindow [MT]</i>	0	0	0
<i>gdNIT [MT]</i>	54	35	35

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status.
- 2) In the NIT of cycle 9, the LT simulates a frame with a payload length of 1 two-byte word with all bytes set to 0x00, the frame ID set to 1, the reserved bit, the payload preamble indicator, the sync frame indicator and the startup frame indicator set to '0' and the null frame indicator set to '1'.
- 3) 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is true in the NIT status and in the aggregated channel status.
- 4) In cycle 10, the LT simulates idle in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the NIT status and in the aggregated channel status.

**7.2.4.2 Complete syntactically correct frame reaching static segment**

— **Test purpose**

Verify correct handling of a frame received during network idle time crossing the boundary to the static segment of the following cycle.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 44.

**Table 44 — Modification to basic configurations for network idle time – complete syntactically correct frame reaching static segment**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdSymbolWindow [MT]</i>	0	0	0
<i>gNumberOfMinislots</i>	219	140	142
<i>gdNIT [MT]</i>	54	35	56
<i>pLatestTx [Minislot]</i>	188	101	65

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the NIT.
- 2) In slot 4 of cycle 9, it is verified (UT) that the syntax error flag / indicator is false and the boundary violation flag / indicator is false in the slot status data of slot 1, in the NIT status and in the aggregated channel status.
- 3) In cycle 9, the LT simulates its frame from slot 1 / cycle 10 earlier, i.e. the LT starts the frame 1 MT before the end of the NIT causing a boundary violation between the NIT of cycle 9 and the static segment of cycle 10.
- 4) In slot 4 of cycle 10, it is verified (UT) that the syntax error flag / indicator is false and the boundary violation flag / indicator is true in the slot status data of slot 1, in the NIT status, and in the aggregated channel status.
- 5) In cycle 10, the LT simulates its frame from slot 1 / cycle 11 earlier, i.e. the LT simulates the frame in the NIT such that the frame ends  $5 * gdBit$  before the static segment start. Thus, the LT's frame causes a violation of the boundary between NIT and static segment during channel idle recognition.



- 6) In slot 4 of cycle 11, it is verified (UT) that the syntax error flag / indicator is true in the NIT status and in the aggregated channel status and that the boundary violation flag / indicator is true in the slot status data of slot 1, in the NIT status, and in the aggregated channel status.
- 7) In cycle 11, the LT simulates idle in the NIT.
- 8) In slot 4 of cycle 12, it is verified (UT) that the syntax error flag / indicator is false and the boundary violation flag / indicator is false in the slot status data of slot 1, in the NIT status, and in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator and the boundary violation flag / indicator are set accordingly in the NIT status, in the slot status data and in the aggregated channel status.

### 7.2.4.3 MTS

— **Test purpose**

Verify correct handling of an MTS received during network idle time.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status.
- 2) In cycle 9, the LT simulates a valid MTS of length  $gdTSSTransmitter + cdCAS$  in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is true in the NIT status and in the aggregated channel status.
- 3) In cycle 10, the LT simulates idle in the NIT.
- 4) In cycle 11, 500  $\mu$ T after cycle start and before the NIT, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the NIT status and in the aggregated channel status.

**7.2.4.4 Wakeup decoding**

— **Test purpose**

Verify correct handling of wakeup pattern reception during network idle time. The wakeup pattern begins in the symbol window or in the NIT and ends in the NIT or in the static segment of the next cycle.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 45.

**Table 45 — Modification to basic configurations for network idle time – Wakeup decoding**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdSymbolWindow</i> [MT]	20	13	17
<i>gdNIT</i> [MT]	34	22	18

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the NIT.
- 2) In cycle 9, 500 μT after cycle start and before the symbol window, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation control status and that the wakeup pattern received indicator is false in the wakeup and startup status.
- 3) In cycle 9, starting *gdWakeupRxLow* [*gdBit*] + 4 [*gdBit*] before the end of the symbol window, the LT simulates a sequence of low phase – idle phase – low phase (see Figure 20 a). The low phase has a length of *gdWakeupRxLow* [*gdBit*], the high phase a length of *gdWakeupRxIdle* [*gdBit*].
- 4) In cycle 10, 500 μT after cycle start and before the NIT, it is verified (UT) that the syntax error flag / indicator is true in the NIT status and in the aggregated channel status, that the boundary violation flag / indicator is true in the symbol window status, in the NIT status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation status and that the wakeup pattern received indicator is true in the wakeup and startup status.
- 5) In cycle 10, starting 4 MT after the beginning of the NIT, the LT simulates a sequence of low phase – idle phase – low phase (see Figure 20 b). The low phase has a length of *gdWakeupRxLow* [*gdBit*], the high phase a length of *gdWakeupRxIdle* [*gdBit*].
- 6) In cycle 11, 500 μT after cycle start and before the NIT, it is verified (UT) that the syntax error flag / indicator is true in the NIT status and in the aggregated channel status, that the wakeup status *vPOC!WakeupStatus* is *UNDEFINED* in the protocol operation status and that the wakeup pattern received indicator is true in the wakeup and startup status.
- 7) In cycle 11, starting  $5 / 2 * gdWakeupRxLow$  [*gdBit*] +  $2 * gdWakeupRxIdle$  [*gdBit*] before cycle end, the LT simulates a sequence of a low phase – idle phase – low phase – idle phase – low phase (see

Figure 20 c). The low phase has a length of  $gdWakeupRxLow$  [ $gdBit$ ], the high phase a length of  $gdWakeupRxIdle$  [ $gdBit$ ].

- 8) In cycle 12, after the end of static segment and before the NIT, it is verified (UT) that the syntax error flag / indicator is true in the NIT status and in the aggregated channel status, that the boundary violation flag / indicator is true in the NIT status, in the slot status data of slot 1 and in the aggregated channel status, that the wakeup status  $vPOC!WakeupStatus$  is *UNDEFINED* in the protocol operation status and that the wakeup pattern received indicator is true in the wakeup and startup status.
- 9) In cycle 12, the LT simulates idle in the NIT.
- 10) In cycle 13, 500  $\mu$ T after cycle start and before the NIT, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status, that the wakeup status  $vPOC!WakeupStatus$  is *UNDEFINED* in the protocol operation status and that the wakeup pattern received indicator is false in the wakeup and startup status.

Figure 20 depicts the wakeup decoding – different scenarios of WUP reception in the NIT.




Figure 20 — Wakeup decoding – different scenarios of WUP reception in the NIT

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The syntax error flag / indicator and the boundary violation flag / indicator in the symbol window status and in the aggregated channel status, the wakeup status  $vPOC!WakeupStatus$  and the wakeup pattern received indicator are set accordingly.

#### 7.2.4.5 Noise

##### — Test purpose

Verify correct handling of noise during network idle time.

##### — Applicability

SC, DC.

##### — Configuration

All basic configurations.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates idle in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status.
- 2) In cycle 9, the LT simulates noise (low phase of length  $gdSampleClockPeriod$ ) in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status.
- 3) In cycle 10, the LT simulates noise (low phase of length  $2 * gdSampleClockPeriod$ ) in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status.
- 4) In cycle 11, the LT simulates noise (low phase of length  $3 * gdSampleClockPeriod$ ) in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status.
- 5) In cycle 12, the LT simulates noise (low phase of length  $(cStrobeOffset + 1) * gdSampleClockPeriod$ ) in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is true in the NIT status and in the aggregated channel status.
- 6) In cycle 13, the LT simulates noise (low phase of length  $(gdTSSTransmitter + 2) * gdBit$ ) in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is true in the NIT status and in the aggregated channel status.
- 7) In cycle 14, the LT simulates noise (low phase of length  $(gdTSSTransmitter + 3) * gdBit$ ) in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is true in the NIT status and in the aggregated channel status.
- 8) In cycle 15, the LT simulates idle in the NIT. 500  $\mu$ T after start of the next cycle and before the NIT, it is verified (UT) that the syntax error flag / indicator is false in the NIT status and in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag / indicator is set accordingly in the NIT status and in the aggregated channel status.

## 7.3 CHI

### 7.3.1 Timing related configuration data

#### 7.3.1.1 pMicroPerCycle

— **Test purpose**

Verify correct handling of the parameter *pMicroPerCycle*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 46, Table 47 and Table 48.

**Table 46 — Modification to basic configurations 1a and 1b for timing related configuration data – pMicroPerCycle**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	3	4		2	4	
<i>gdStaticSlot [MT]</i>	17	20	35	15	20	35
<i>gdSymbolWindow [MT]</i>	0	40		0	40	
<i>gdSymbolWindowActionPointOffset [MT]</i>	3	4		2	4	
<i>gMacroPerCycle [MT]</i>	92	300	16 000	52	300	16 000
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	3	12	450	2	12	455
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [μs]</i>	92	300	16 000	52	300	16 000
<i>gdNIT [MT]</i>	41	20	210	22	20	35
<i>pClusterDriftDamping [μT]</i>	0	2		0	2	
<i>pdListenTimeout [μT]</i>	7 366	24 016	1 280 770	8 326	48 030	2 561 538
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	5	6		4	6	
<i>pMicroPerCycle [μT]</i>	3 680	12 000	640 000	4 160	24 000	1 280 000
<i>pOffsetCorrectionOut [μT]</i>	120	153		200	226	
<i>pOffsetCorrectionStart [MT]</i>	85	290	15 980	46	295	15 995
<i>pRateCorrectionOut [μT]</i>	3	8	385	3	15	769

**Table 47 — Modification to basic configurations 2a and 2b for timing related configuration data – pMicroPerCycle**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	2	3	2	3	
<i>gdStaticSlot [MT]</i>	13	15	33	14	32	33
<i>gdSymbolWindow [MT]</i>	0		23	0	23	
<i>gdSymbolWindowActionPointOffset [MT]</i>	1	2	3	2	3	
<i>gMacroPerCycle [MT]</i>	47	150	8 000	85	300	8 000
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	2	8	241	3	8	240
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	94	300	16 000	170	600	16 000
<i>gdNIT [MT]</i>	21	30	24	43	21	57
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2		0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	7 526	24 016	1 280 770	6 806	24 016	640 386
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2	3	4	3	4	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 760	12 000	640 000	3 400	12 000	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	120	154		100	117	
<i>pOffsetCorrectionStart [MT]</i>	41	141	7 990	70	290	7 970
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3	8	385	3	8	193

**Table 48 — Modification to basic configuration 3 for timing related configuration data –  $pMicroPerCycle$**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdActionPointOffset [MT]</i>	2	3	
<i>gdStaticSlot [MT]</i>	24	26	58
<i>gdSymbolWindow [MT]</i>	0	24	
<i>gdSymbolWindowActionPointOffset [MT]</i>	2	3	
<i>gMacroPerCycle [MT]</i>	210	300	8 000
<i>gNumberOfMinislots</i>	0		
<i>gNumberOfStaticSlots</i>	7	9	136
<i>gPayloadLengthStatic [two-byte word]</i>	0		
<i>gdCycle [<math>\mu</math>s]</i>	420	600	16 000
<i>gdNIT [MT]</i>	42		88
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	16 812	24 016	640 386
<i>pLatestTx [Minislot]</i>	0		
<i>pMacroInitialOffset[A,B] [MT]</i>	4	5	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	8 400	12 000	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	100	118	
<i>pOffsetCorrectionStart [MT]</i>	200	290	7 950
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	6	8	193

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) It is verified (LT) that the IUT transmits its frame in slot 1 of cycle 7 correctly. I.e., the frame ID is set to 1, the cycle count to 7, the payload length to 0, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1' and the payload preamble indicator is set to '0'.
- 2) It is verified (LT) that the interval between the IUT's startup frames in cycle 8 and cycle 9 is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits frames correctly. The intervals between the IUT's frames are correct.

### 7.3.1.2 gMacroPerCycle

— **Test purpose**

Verify correct handling of the parameter *gMacroPerCycle*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 49, Table 50 and Table 51.

**Table 49 — Modification to basic configurations 1a and 1b for timing related configuration data – gMacroPerCycle**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset</i> [MT]	1	4		1	4	
<i>gdStaticSlot</i> [MT]	5	35		6	35	
<i>gdSymbolWindow</i> [MT]	0	40		0	40	
<i>gdSymbolWindowActionPointOffset</i> [MT]	1	4		1	4	
<i>gMacroPerCycle</i> [MT]	17	2 666	16 000	20	2 666	16 000
<i>gNumberOfMinislots</i>	0	121	600	0	121	600
<i>gNumberOfStaticSlots</i>	2	42	300	2	42	300
<i>gPayloadLengthStatic</i> [two-byte word]	0			0		
<i>gdCycle</i> [μs]	102	2 666	16 000	60	2 666	16 000
<i>gdMacrotick</i> [μs]	6	1		3	1	
<i>gdNIT</i> [MT]	7	67	60	8	67	60
<i>pClusterDriftDamping</i> [μT]	2			2		
<i>pdListenTimeout</i> [μT]	8 166	213 410	1 280 770	9 606	426 818	2 561 538
<i>pLatestTx</i> [Minislot]	0			0		
<i>pMacroInitialOffset</i> [A,B] [MT]	2	6		2	6	
<i>pMicroInitialOffset</i> [A,B] [μT]	183	23		126	46	
<i>pMicroPerCycle</i> [μT]	4 080	106 640	640 000	4 800	213 280	1 280 000
<i>pOffsetCorrectionOut</i> [μT]	153			226		
<i>pOffsetCorrectionStart</i> [MT]	16	2 650	15 950	18	2 650	15 950
<i>pRateCorrectionOut</i> [μT]	3	65	385	3	129	769



**Table 50 — Modification to basic configurations 2a and 2b for timing related configuration data – gMacroPerCycle**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	3		1	3	
<i>gdStaticSlot [MT]</i>	5	33		5	33	
<i>gdSymbolWindow [MT]</i>	0	23		0	23	
<i>gdSymbolWindowActionPointOffset [MT]</i>	1	3		1	3	
<i>gMacroPerCycle [MT]</i>	17	2 666	8 000	28	2 666	8 000
<i>gNumberOfMinislots</i>	0	140	335	0	144	335
<i>gNumberOfStaticSlots</i>	2	50	170	2	49	170
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	102	5 332	16 000	168	5 332	16 000
<i>gdMacroTICK [<math>\mu</math>s]</i>	6	2		6	2	
<i>gdNIT [MT]</i>	7	13	22	16	18	22
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2		0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	8 166	426 818	1 280 770	6 726	213 410	640 386
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2	4		2	4	
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	166	6		83	3	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	4 080	213 280	640 000	3 360	106 640	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	154			117		
<i>pOffsetCorrectionStart [MT]</i>	16	2 660	7 990	25	2 650	7 990
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3	129	385	3	65	193

**Table 51 — Modification to basic configuration 3 for timing related configuration data – gMacroPerCycle**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdActionPointOffset [MT]</i>	1	3	
<i>gdStaticSlot [MT]</i>	8	58	
<i>gdSymbolWindow [MT]</i>	0	24	
<i>gdSymbolWindowActionPointOffset [MT]</i>	1	3	
<i>gMacroPerCycle [MT]</i>	70	2 666	8 000
<i>gNumberOfMinislots</i>	0	152	209
<i>gNumberOfStaticSlots</i>	6	27	112
<i>gPayloadLengthStatic [two-byte word]</i>	0		
<i>gdCycle [<math>\mu</math>s]</i>	420	5 332	16 000
<i>gdMacroTICK [<math>\mu</math>s]</i>	6	2	
<i>gdNIT [MT]</i>	16	12	17
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	16 812	213 410	640 386
<i>pLatestTx [Minislot]</i>	0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2	5	
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	62	22	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	8 400	106 640	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	120	118	
<i>pOffsetCorrectionStart [MT]</i>	64	2 659	7 990
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	6	65	193

— **Preamble (setup state)**

Preamble II.

— **Test execution**

The time interval during which a respective value of *vMacroTICK* may be read has to be specified by the IUT vendor.

- 1) It is verified (LT) that the IUT transmits its frame in slot 1 of cycle 7 correctly. I.e., the frame ID is set to 1, the cycle count to 7, the payload length to 0, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1' and the payload preamble indicator is set to '0'.
- 2) In cycle 7, it is verified (UT) that
  - (a)  $vMacroTICK = 0$  in the first macroTICK of the cycle and
  - (b)  $vMacroTICK = gMacroPerCycle - 1$  in the last macroTICK of the cycle.


- 3) In cycle  $(8 + o) \bmod gCycleCountMax$ , it is verified (UT) that  $vMacroTick$  is set to  $k_n$  in macrotick  $k_n$  with  $k_n = i * n + o$  and  $k_n < gMacroPerCycle$  ( $i \in [1; gMacroPerCycle]$ ,  $n = 0, 1, 2, \dots$  and  $o = 0$  and is incremented by 1 in each cycle until  $o$  equals  $i-1$ ).

NOTE 1 The step width  $i$  should be chosen as 1. In case of stringent timing requirements the step width  $i$  may be set to a value greater than 1.

- 4) It is verified (LT) that the interval between the IUT's startup frames in cycle  $(8 + i) \bmod gCycleCountMax$  and cycle  $(9 + i) \bmod gCycleCountMax$  is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .

NOTE the time interval in which read access to  $vMacroTick$  shows the corresponding macrotick value of the protocol engine relies on IUT vendor specific information. See 6.6.4 for further information.

Figure 21 depicts the  $gMacroPerCycle$  – verification of  $vMacroTick$  with step width  $i = 2$ .



With  $i = 2$ , the macrotick counter values 0, 2, 4, ... can be verified in cycle 8 and the remaining values in cycle 9.

**Figure 21 —  $gMacroPerCycle$  – verification of  $vMacroTick$  with step width  $i = 2$**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits frames correctly. The intervals between the IUT's frames are correct. The macrotick counter counts correctly.

**7.3.1.3  $gNumberOfStaticSlots$**

— **Test purpose**

Verify correct handling of the parameter  $gNumberOfStaticSlots$ .

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 52, Table 53 and Table 54.

**Table 52 — Modification to basic configurations 1a and 1b for timing related configuration data – gNumberOfStaticSlots**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	3		1	2		1
<i>gdStaticSlot [MT]</i>	17		13	15		13
<i>gdSymbolWindow [MT]</i>	40			40		
<i>gdSymbolWindowActionPointOffset [MT]</i>	3		1	2		1
<i>gMacroPerCycle [MT]</i>	88	8 758	13 353	84	7 734	13 353
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	2	512	1 023	2	512	1 023
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	88	8 758	13 353	84	7 734	13 353
<i>gdNIT [MT]</i>	14			14		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	7 046	701 062	1 068 882	13 450	1 238 184	2 137 764
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	5		3	4		3
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 520	350 320	534 120	6 720	618 720	1 068 240
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	153		45	226		45
<i>pOffsetCorrectionStart [MT]</i>	75	8 750	13 343	74	7 721	13 343
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3	211	321	5	372	642

**Table 53 — Modification to basic configurations 2a and 2b for timing related configuration data – gNumberOfStaticSlots**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	2		1	3		1
<i>gdStaticSlot [MT]</i>	14		12	16	15	13
<i>gdSymbolWindow [MT]</i>	0			23		
<i>gdSymbolWindowActionPointOffset [MT]</i>	2		1	3		1
<i>gMacroPerCycle [MT]</i>	49	7 189	8 000	85	3 882	8 000
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	2	512	665	2	256	612
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	98	14 378	16 000	170	7 764	16 000
<i>gdNIT [MT]</i>	21		20	30	19	21
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	7 846	1 150 932	1 280 770	6 806	310 748	640 386
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3		2	4		2
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 920	575 120	640 000	3 400	155 280	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	154		45	117		45
<i>pOffsetCorrectionStart [MT]</i>	42	7 169	7 998	56	3 864	7 997
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3	346	385	3	94	193

**Table 54 — Modification to basic configuration 3 for timing related configuration data – *gNumberOfStaticSlots***

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdActionPointOffset</i> [MT]	3		1
<i>gdStaticSlot</i> [MT]	25		22
<i>gdSymbolWindow</i> [MT]	24		
<i>gdSymbolWindowActionPointOffset</i> [MT]	3		1
<i>gMacroPerCycle</i> [MT]	210	3 233	8 000
<i>gNumberOfMinislots</i>	0		
<i>gNumberOfStaticSlots</i>	2	127	361
<i>gPayloadLengthStatic</i> [two-byte word]	0		
<i>gdCycle</i> [μs]	420	6 466	16 000
<i>gdNIT</i> [MT]	136	34	
<i>pClusterDriftDamping</i> [μT]	0		
<i>pdListenTimeout</i> [μT]	16 812	258 796	640 386
<i>pLatestTx</i> [Minislot]	0		
<i>pMacroInitialOffset</i> [A,B] [MT]	5		3
<i>pMicroPerCycle</i> [μT]	8 400	129 320	320 000
<i>pOffsetCorrectionOut</i> [μT]	118		45
<i>pOffsetCorrectionStart</i> [MT]	95	3 225	7 995
<i>pRateCorrectionOut</i> [μT]	6	78	193

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) It is verified (LT) that the IUT transmits its frame in slot 1 of cycle 7 correctly. I.e., the frame ID is set to 1, the cycle count to 7, the payload length to 0, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1' and the payload preamble indicator is set to '0'.
- 2) In cycle 7, the LT simulates an additional frame in the last static slot *gNumberOfStaticSlots*. The frame ID is set to *gNumberOfStaticSlots*, the cycle count to 7, the payload length to 0, the sync frame indicator and the startup frame indicator, the null frame indicator and the payload preamble indicator are set to '0'.
- 3) In cycle 7, 50 μT after each slot start and after the NIT start, it is verified (UT) that the slot counters for available channels (*vSlotCounter\_A* and / or *vSlotCounter\_B*) are incremented correctly in the IUT, i.e. that the slot counters are 1, 2,..., *gNumberOfStaticSlots* in the static slot 1, 2,..., *gNumberOfStaticSlots* of the cycle, and that the slot counters are 0 in the NIT.
- 4) In the NIT of cycle 7, after the last slot counter comparison, it is verified (UT) that the IUT has received the frame correctly, which was sent by the LT in the last static slot *gNumberOfStaticSlots*.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits and receives frames correctly. The IUT's slot counters count correctly.

**7.3.1.4 gdStaticSlot**

— **Test purpose**

Verify correct handling of the parameter *gdStaticSlot*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 55, Table 56 and Table 57.

**Table 55 — Modification to basic configurations 1a and 1b for timing related configuration data – gdStaticSlot**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1		4	1		4
<i>gdStaticSlot [MT]</i>	3	13	399	5	13	399
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	19	90	2 037	25	81	2 037
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	3		5	3		5
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	114	90	2 037	75	81	2 037
<i>gdMacrotick [<math>\mu</math>s]</i>	6	1		3	1	
<i>gdNIT [MT]</i>	10	51	42	10	42	
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0		2	0		2
<i>pdListenTimeout [<math>\mu</math>T]</i>	9 126	7 206	163 058	12 008	12 968	326 116
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2	3	6	2	3	6
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	183	23		126	46	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	4 560	3 600	81 480	6 000	6 480	162 960
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	153	45	153	226	45	226
<i>pOffsetCorrectionStart [MT]</i>	18	73	2 019	20	73	2 019
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3		49	4		98



**Table 56 — Modification to basic configurations 2a and 2b for timing related configuration data – gdStaticSlot**

Parameter	Modification to Basic Configuration					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	2	3	1		3
<i>gdStaticSlot [MT]</i>	5	14	664	5	13	664
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	22	63	3 341	29	100	3 361
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	3		5	3		5
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	132	126	6 682	174	200	6 722
<i>gdMacrotick [<math>\mu</math>s]</i>	6	2		6	2	
<i>gdNIT [MT]</i>	7	21		14	61	41
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0		2	0		2
<i>pdListenTimeout [<math>\mu</math>T]</i>	10 568	10 088	534 882	6 966	8 006	269 042
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2	3	4	2		4
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	166	6		83	3	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	5 280	5 040	267 280	3 480	4 000	134 440
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	154			117	45	117
<i>pOffsetCorrectionStart [MT]</i>	21	57	3 328	27	73	3 344
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	4	4	161	3		81

**Table 57 — Modification to basic configuration 3 for timing related configuration data – gdStaticSlot**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdActionPointOffset</i> [MT]	1		3
<i>gdStaticSlot</i> [MT]	8	22	660
<i>gdSymbolWindow</i> [MT]	0		
<i>gMacroPerCycle</i> [MT]	70	210	3 341
<i>gNumberOfMinislots</i>	0		
<i>gNumberOfStaticSlots</i>	7		5
<i>gPayloadLengthStatic</i> [two-byte word]	0		
<i>gdCycle</i> [μs]	420	420	6 682
<i>gdMacrotick</i> [μs]	6	2	
<i>gdNIT</i> [MT]	14	56	41
<i>pClusterDriftDamping</i> [μT]	0		2
<i>pdListenTimeout</i> [μT]	16 812	16 812	267 442
<i>pLatestTx</i> [Minislot]	0		
<i>pMacroInitialOffset</i> {A,B} [MT]	2	3	5
<i>pMicroInitialOffset</i> {A,B} [μT]	62	22	
<i>pMicroPerCycle</i> [μT]	8 400	8 400	133 640
<i>pOffsetCorrectionOut</i> [μT]	118	45	118
<i>pOffsetCorrectionStart</i> [MT]	66	206	3 329
<i>pRateCorrectionOut</i> [μT]	6		81

The IUT is configured to transmit an additional frame in slot 3.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In cycle 7, it is verified (LT) that the IUT transmits its frames in slot 1 and slot 3 correctly, i.e. the frame ID is set to 1, the cycle count to 7, the payload length to 0, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1' and the payload preamble indicator is set to '0' in slot 1 and the frame ID is set to 3, the cycle count to 7, the payload length to 0, the null frame indicator is set to '1', the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0' in slot 3. It is also verified (LT) that the interval between both frames equals  $2 * gdStaticSlot * gdMacrotick / pdMicrotick + \xi \mu T$ .

- 2) In cycle 7, 50  $\mu$ T after each slot start and after the NIT start, it is verified (UT) that the slot counters for available channels (*vSlotCounter\_A* and / or *vSlotCounter\_B*) are incremented correctly in the IUT, i.e. that the slot counters are 1, 2, ..., *gNumberOfStaticSlots* in the static slot 1, 2, ..., *gNumberOfStaticSlots* of the cycle, and that the slot counters are 0 in the NIT.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames correctly. The intervals between the IUT's frames are correct. The IUT's slot counters count correctly.

### 7.3.1.5 **gdActionPointOffset**

— **Test purpose**

Verify correct handling of the parameter *gdActionPointOffset*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 58, Table 59 and Table 60.

**Table 58 — Modification to basic configurations 1a and 1b for timing related configuration data – gdActionPointOffset**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	32	63	1	32	63
<i>gdStaticSlot [MT]</i>	150			150		
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	655			655		
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	4			4		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	655			655		
<i>gdNIT [MT]</i>	55			55		
<i>pdAcceptedStartupRange [<math>\mu</math>T]</i>	281			403		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2		0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	52 432			104 864		
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3	34	65	3	34	65
<i>pMicroPerCycle [<math>\mu</math>T]</i>	26 200			52 400		
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	153		45	226	
<i>pOffsetCorrectionStart [MT]</i>	645			645		
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	16			32		

**Table 59 — Modification to basic configurations 2a and 2b for timing related configuration data – gdActionPointOffset**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	32	63	1	32	63
<i>gdStaticSlot [MT]</i>	150			150		
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	656			656		
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	4			4		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	1 312			1 312		
<i>gdNIT [MT]</i>	56			56		
<i>pdAcceptedStartupRange [<math>\mu</math>T]</i>	283			221		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2		0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	105 024			52 512		
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2	33	64	2	33	64
<i>pMicroPerCycle [<math>\mu</math>T]</i>	52 480			26 240		
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	154		45	117	
<i>pOffsetCorrectionStart [MT]</i>	646			646		
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	32			16		

**Table 60 — Modification to basic configuration 3 for timing related configuration data – gdActionPointOffset**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdActionPointOffset</i> [MT]	1	32	63
<i>gdStaticSlot</i> [MT]	150		
<i>gdSymbolWindow</i> [MT]	0		
<i>gMacroPerCycle</i> [MT]	656		
<i>gNumberOfMinislots</i>	0		
<i>gNumberOfStaticSlots</i>	4		
<i>gPayloadLengthStatic</i> [two-byte word]	0		
<i>gdCycle</i> [μs]	1 312		
<i>gdNIT</i> [MT]	56		
<i>pdAcceptedStartupRange</i> [μT]	224		
<i>pClusterDriftDamping</i> [μT]	0	2	
<i>pdListenTimeout</i> [μT]	52 512		
<i>pLatestTx</i> [Minislot]	0		
<i>pMacroInitialOffset</i> [A,B] [MT]	3	34	65
<i>pMicroPerCycle</i> [μT]	26 240		
<i>pOffsetCorrectionOut</i> [μT]	45	118	
<i>pOffsetCorrectionStart</i> [MT]	646		
<i>pRateCorrectionOut</i> [μT]	16		

The IUT is configured to transmit an additional frame in slot 3.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In cycle 7, it is verified (LT) that the IUT transmits its frames in slot 1 and slot 3 correctly, i.e. the frame ID is set to 1, the cycle count to 7, the payload length to 0, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1' and the payload preamble indicator is set to '0' in slot 1 and the frame ID is set to 3, the cycle count to 7, the payload length to 0, the null frame indicator is set to '1', the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0' in slot 3. It is also verified (LT) that the interval between the IUT's frame in slot 1 and the LT's frame in slot 2 equals  $gdStaticSlot * gdMacrotick / pdMicrotick + \xi + \xi_{IUT} \mu T$  and that the interval between the LT's frame in slot 2 and the IUT's frame in slot 3 equals  $gdStaticSlot * gdMacrotick / pdMicrotick + \xi + \xi_{IUT} \mu T$ .

- 2) In cycle 7, 50  $\mu$ T after each slot start and after the NIT start, it is verified (UT) that the slot counters for available channels (*vSlotCounter\_A* and / or *vSlotCounter\_B*) are incremented correctly in the IUT, i.e. that the slot counters are 1, 2, ..., *gNumberOfStaticSlots* in the static slot 1, 2, ..., *gNumberOfStaticSlots* of the cycle, and that the slot counters are 0 in the NIT.
- 3) In cycle 8, the LT simulates an additional frame in static slot 4 starting *gdActionPointOffset + 2 gdBit* before the action point of slot 4.  
It is verified (UT) that the valid frame flag is false, the syntax error flag is false, the content error flag is false and the boundary violation flag is true in the slot status data of slot 4 in the NIT of the cycle.
- 4) In cycle 9, the LT simulates an additional frame in static slot 4 starting *gdActionPointOffset - gdBit* before the action point of slot 4.  
It is verified (UT) that the valid frame flag is true, the syntax error flag is false, the content error flag is false and the boundary violation flag is false in the slot status data of slot 4 in the NIT of the cycle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames correctly. The intervals between the IUT's frames and the LT's frame are correct. The IUT's slot counters count correctly.

#### 7.3.1.6 **gdMinislot**

— **Test purpose**

Verify correct handling of the parameter *gdMinislot*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 61, Table 62 and Table 63.

**Table 61 — Modification to basic configurations 1a and 1b for timing related configuration data – gdMinislot**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdMinislot [MT]</i>	2	32	63	3	32	63
<i>gdMinislotActionPointOffset [MT]</i>	1	4		1	3	
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	165	1 360	2 600	205	1 365	2 600
<i>gNumberOfMinislots</i>	40			40		
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	990	1 360	2 600	615	2 730	2 600
<i>gdMacroTICK [<math>\mu</math>s]</i>	6	1		3	2	1
<i>gdNIT [MT]</i>	12	10		12	14	9
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	2			0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	79 248	108 866	208 126	98 460	437 064	416 250
<i>pLatestTx [Minislot]</i>	37	30		36	30	
<i>pMacroInitialOffset[A,B] [MT]</i>	5	6		5		6
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	183	23		126	46	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	39 600	54 400	104 000	49 200	218 400	208 000
<i>pOffsetCorrectionStart [MT]</i>	163	1 352	2 592	200	1 360	2 595
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	24	33	63	30	132	125
<i>pPayloadLengthDynMax [two-byte word]</i>	2	127		2	127	



**Table 62 — Modification to basic configurations 2a and 2b for timing related configuration data – gdMinislot**

Parameter	Modification to Basic Configuration					
	2a			2b		
	I	II	III	I	II	III
<i>gdMinislot [MT]</i>	2	32	63	2	32	63
<i>gdMinislotActionPointOffset [MT]</i>	1	4		1	3	
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	160	1 360	2 600	160	1 360	2 600
<i>gNumberOfMinislots</i>	40			40		
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	960	2 720	5 200	960	2 720	5 200
<i>gdMacroTICK [<math>\mu</math>s]</i>	6	2		6	2	
<i>gdNIT [MT]</i>	12	14		12	14	
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	2			0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	76 848	217 732	416 250	38 424	108 866	208 126
<i>pLatestTx [Minislot]</i>	36	30		36	30	
<i>pMacroInitialOffset[A,B] [MT]</i>	4			4		
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	166	6		83	3	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	38 400	108 800	208 000	19 200	54 400	104 000
<i>pOffsetCorrectionStart [MT]</i>	155	1 355	2 595	155	1 350	2 590
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	24	66	125	12	33	63
<i>pPayloadLengthDynMax [two-byte word]</i>	2	127		2	127	

**Table 63 — Modification to basic configuration 3 for timing related configuration data – gdMinislot**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdMinislot</i> [MT]	2	32	63
<i>gdMinislotActionPointOffset</i> [MT]	1	3	
<i>gdSymbolWindow</i> [MT]	0		
<i>gMacroPerCycle</i> [MT]	210	1 410	2 650
<i>gNumberOfMinislots</i>	40		
<i>gNumberOfStaticSlots</i>	2		
<i>gPayloadLengthStatic</i> [two-byte word]	0		
<i>gdCycle</i> [μs]	1 260	2 820	5 300
<i>gdMacrotick</i> [μs]	6	2	
<i>gdNIT</i> [MT]	12	14	
<i>pClusterDriftDamping</i> [μT]	0	2	
<i>pdListenTimeout</i> [μT]	50 432	112 868	212 128
<i>pLatestTx</i> [Minislot]	30	20	
<i>pMacroInitialOffset</i> [A,B] [MT]	4	5	
<i>pMicroInitialOffset</i> [A,B] [μT]	62	22	
<i>pMicroPerCycle</i> [μT]	25 200	56 400	106 000
<i>pOffsetCorrectionStart</i> [MT]	200	1 400	2 640
<i>pRateCorrectionOut</i> [μT]	16	34	64
<i>pPayloadLengthDynMax</i> [two-byte word]	2	127	

The IUT is configured to transmit two additional frames in dynamic slot 3 and dynamic slot 5. The payload length of dynamic frames is 2 two-byte words, the payload 0x01 in byte 0, 0x02 in byte 1, ..., 0x04 in byte 3 for the frame in slot 3 and 0x05 in byte 0, 0x06 in byte 1, ..., 0x08 in byte 3 for the frame in slot 5.

The interval between the dynamic frames in slot 3 and slot 5 is:

$$\Delta t(3, 5) = (\text{ceil}((gdTSSTransmitter + cdFSS + 50 + 2 * 20 + 30 + cdFES + 1) * gdBit / (gdMinislot * gdMacrotick)) + gdDynamicSlotIdlePhase + 2) * (gdMinislot * gdMacrotick) / pdMicrotick + \xi \mu T$$

— **Preamble (setup state)**

Preamble II.

— Test execution

- 1) In cycle 7, it is verified (LT) that the IUT transmits its frames in slots 1, slot 3 and slot 5 correctly, i.e. the frame ID is set to 1, the cycle count to 7, the payload length to 0, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1' and the payload preamble indicator is set to '0' in slot 1 and the frame ID is set to 3 and 5, the cycle count to 7, the payload length to 2 two-byte words, the null frame indicator is set to '1', the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0' in slot 3 and slot 5. The payload of the dynamic frames in slot 5 and slot 3 is as given in the configuration. It is also verified (LT) that the interval between the IUT's frames in slot 3 and slot 5 equals:

Table 64 defines the modification to test execution basic configurations 1a and 1b for timing related configuration data – *gdMinislot*.

**Table 64 — Modification to test execution basic configurations 1a and 1b for timing related configuration data – *gdMinislot***

Interval	Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
$\Delta t(3,5) [\mu T]$	$2\,400 + \xi\xi$	$5\,120 + \xi\xi$	$10\,080 + \xi$	$3\,600 + \xi$	$20\,480 + \xi$	$20\,160 + \xi$

Table 65 defines the modification to test execution basic configurations 2a and 2b for timing related configuration data – *gdMinislot*.

**Table 65 — Modification to test execution basic configurations 2a and 2b for timing related configuration data – *gdMinislot***

Interval	Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
$\Delta t(3,5) [\mu T]$	$2\,880 + \xi$	$10\,240 + \xi$	$20\,160 + \xi$	$1\,440 + \xi$	$5\,120 + \xi$	$10\,080 + \xi$

Table 66 defines the modification to test execution basic configuration 3 for timing related configuration data – *gdMinislot*.

**Table 66 — Modification to test execution basic configuration 3 for timing related configuration data – *gdMinislot***

Interval	Basic Configuration		
	3		
	I	II	III
$\Delta t(3,5) [\mu T]$	$1\,920 + \xi$	$5\,120 + \xi$	$10\,080 + \xi$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames correctly. The intervals between the IUT's frames are correct.

**7.3.1.7 gNumberOfMinislots**

— **Test purpose**

Verify correct handling of the parameter *gNumberOfMinislots*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 67, Table 68 and Table 69.

**Table 67 — Modification to basic configurations 1a and 1b for timing related configuration data – gNumberOfMinislots**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	4	3	1	4		1
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1		0	1	
<i>gdMinislot [MT]</i>	32	7	4	32	6	3
<i>gdMinislotActionPointOffset [MT]</i>	4	3	1	2		1
<i>gdStaticSlot [MT]</i>	35		13	35		13
<i>gdSymbolWindow [MT]</i>	40		0	40		0
<i>gdSymbolWindowActionPointOffset [MT]</i>	4	3	1	2		1
<i>gMacroPerCycle [MT]</i>	188	7 292	16 000	190	6 270	16 000
<i>gNumberOfMinislots</i>	2	1 024	3 992	2	1 024	5 322
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	188	7 292	16 000	190	6 270	16 000
<i>gdNIT [MT]</i>	14		6	14		8
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	15 050	583 712	1 280 770	30 420	1 003 804	2 561 538
<i>pLatestTx [Minislot]</i>	1	957	3 925	1	957	5 233
<i>pMacroInitialOffset[A,B] [MT]</i>	6	5	3	6		3
<i>pMicroPerCycle [<math>\mu</math>T]</i>	7 520	291 680	640 000	15 200	501 600	1 280 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	153		45	226		45
<i>pOffsetCorrectionStart [MT]</i>	175	7 280	15 997	180	6 260	15 996
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	5	176	385	10	302	769
<i>pPayloadLengthDynMax [two-byte word]</i>	4	127		4	127	

**Table 68 — Modification to basic configurations 2a and 2b for timing related configuration data – gNumberOfMinislots**

Parameter	Modification to Basic Configuration					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	2		1	3	2	1
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1		0	1	
<i>gdMinislot [MT]</i>	32	5	3	32	5	3
<i>gdMinislotActionPointOffset [MT]</i>	2		1	3	2	1
<i>gdStaticSlot [MT]</i>	33		12	33		13
<i>gdSymbolWindow [MT]</i>	23		0	23		0
<i>gdSymbolWindowActionPointOffset [MT]</i>	2		1	3	2	1
<i>gMacroPerCycle [MT]</i>	165	5 221	8 000	165	5 221	8 000
<i>gNumberOfMinislots</i>	2	1 024	2 657	2	1 024	2 656
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [μs]</i>	330	10 442	16 000	330	10 442	16 000
<i>gdNIT [MT]</i>	12		5	12		6
<i>pClusterDriftDamping [μT]</i>	2		0	0		
<i>pdListenTimeout [μT]</i>	26 416	835 862	1 280 770	13208	417 932	640 386
<i>pLatestTx [Minislot]</i>	1	957	2 568	1	957	2 567
<i>pMacroInitialOffset[A,B] [MT]</i>	3		2	4	3	2
<i>pMicroPerCycle [μT]</i>	13 200	417 680	640 000	6600	208 840	320 000
<i>pOffsetCorrectionOut [μT]</i>	154		45	117	100	45
<i>pOffsetCorrectionStart [MT]</i>	160	5 211	7 998	155	5 211	7 997
<i>pRateCorrectionOut [μT]</i>	8	251	385	4	126	193
<i>pPayloadLengthDynMax [two-byte word]</i>	4	127		4	127	

**Table 69 — Modification to basic configuration 3 for timing related configuration data – gNumberOfMinislots**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdActionPointOffset [MT]</i>	3	2	1
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2
<i>gdMinislot [MT]</i>	32	5	3
<i>gdMinislotActionPointOffset [MT]</i>	3	2	1
<i>gdStaticSlot [MT]</i>	58	58	22
<i>gdSymbolWindow [MT]</i>	24	24	0
<i>gdSymbolWindowActionPointOffset [MT]</i>	3	2	1
<i>gMacroPerCycle [MT]</i>	215	5 271	8 000
<i>gNumberOfMinislots</i>	2	1 024	2 650
<i>gNumberOfStaticSlots</i>	2		
<i>gPayloadLengthStatic [two-byte word]</i>	0		
<i>gdCycle [<math>\mu</math>s]</i>	430	10 542	16 000
<i>gdNIT [MT]</i>	11		6
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	2	0	
<i>pdListenTimeout [<math>\mu</math>T]</i>	17 212	421 934	640 386
<i>pLatestTx [Minislot]</i>	1	891	2472
<i>pMacroInitialOffset[A,B] [MT]</i>	5	4	3
<i>pMicroPerCycle [<math>\mu</math>T]</i>	8 600	210 840	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	118	100	45
<i>pOffsetCorrectionStart [MT]</i>	207	5 262	7 997
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	6	127	193
<i>pPayloadLengthDynMax [two-byte word]</i>	3	127	

In Modification I and II, the IUT is configured to transmit a frame in dynamic slot *gNumberOfStaticSlots + pLatestTx* of cycle 7 and a receive buffer is set up for reception in slot *gNumberOfStaticSlots + pLatestTx*.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

The time interval during which a respective value of *vSlotCounter* may be read has to be specified by the IUT vendor.

- 1) In cycle 7, it is verified (LT) that the IUT transmits its frame in slot 1 correctly, i.e. the frame ID is set to 1, the cycle count to 7, the payload length to 0, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1' and the payload preamble indicator is set to '0' and
  - (I, II) that the IUT transmits a frame in slot  $gNumber\Of\Static\Slots + pLatestTx$  correctly, i.e. the frame starts  $(gNumber\Of\Static\Slots * gdStaticSlot - gdActionPointOffset + (pLatestTx - 1) * gdMinislot + gdActionPointOffset) * gdMacroTicK / pdMicroTicK + \xi + \xi_{IUT} \mu T$ , after the first falling edge at the beginning of the IUT's frame in slot 1, the frame ID is set to  $gNumber\Of\Static\Slots + pLatestTx$ , the cycle count to 7, the payload length set accordingly, the null frame indicator is set to '1', the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0' and
  - (III) that the IUT does not transmit a dynamic frame.
- 2) In cycle  $(8 + o) \bmod gCycleCountMax$ , it is verified (UT) that  $vSlotCounter = k_n$  in slot  $k_n$  with  $k_n = i * n + o$  and  $gNumber\Of\Static\Slots < k_n < \min(gNumber\Of\Static\Slots + gNumber\Of\Minislots; cSlotIDMax)$  ( $i \in [1; gMacroPerCycle]$ ,  $n = 0, 1, 2, \dots$  and  $o = 0$  and is incremented by 1 in each cycle until  $o$  equals  $i-1$ ).  
It is also verified that the slot counters are 0 (I, II) after the last minislot at the end of the dynamic segment or (III) after the minislot during which the slot counter reached  $cSlotIDMax$ .
- 3) (I, II) In cycle  $(8 + i) \bmod gCycleCountMax$ , the LT simulates an additional dynamic frame in slot  $gNumber\Of\Static\Slots + pLatestTx$ .  
It is verified (UT),  $2\,000 \mu T$  after the end of the slot, that the frame contents data corresponds to the contents of the frame as simulated by the LT in slot  $gNumber\Of\Static\Slots + pLatestTx$ .
- 4) (III) It is verified (LT) that the interval between the IUT's frame in slot 1 of cycle  $(8 + i) \bmod gCycleCountMax$  and cycle  $(9 + i) \bmod gCycleCountMax$  is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The IUT transmits its frames and receives the frames in slot  $gNumber\Of\Static\Slots + pLatestTx$  of cycle  $(8 + i) \bmod gCycleCountMax$  correctly. The IUT's slot counters count correctly.

### 7.3.1.8 pLatestTx

#### — Test purpose

Verify correct handling of the parameter *pLatestTx*.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 70, Table 71 and Table 72.



**Table 70 — Modification to basic configurations 1a and 1b for timing related configuration data – pLatestTx**

Parameter	Modification to Basic Configuration					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1			1		
<i>gdDynamicSlotIdlePhase [Minislot]</i>	1			1		
<i>gdMinislot [MT]</i>	4			3		
<i>gdMinislotActionPointOffset [MT]</i>	1			1		
<i>gdStaticSlot [MT]</i>	13			13		
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	16 000			16 000		
<i>gNumberOfMinislots</i>	3 992			5 323		
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	16 000			16 000		
<i>gdNIT [MT]</i>	6			5		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	1 280 770			2 561 538		
<i>pLatestTx [Minislot]</i>	1	1 024	3 988	1	1 024	5 318
<i>pMacroInitialOffset[A,B] [MT]</i>	3			3		
<i>pMicroPerCycle [<math>\mu</math>T]</i>	640 000			1 280 000		
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45			45		
<i>pOffsetCorrectionStart [MT]</i>	15 997			15 997		
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	385			769		
<i>pPayloadLengthDynMax [two-byte word]</i>	0			0		

**Table 71 — Modification to basic configurations 2a and 2b for timing related configuration data – pLatestTx**

Parameter	Modification to Basic Configuration					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1			1		
<i>gdDynamicSlotIdlePhase [Minislot]</i>	1			1		
<i>gdMinislot [MT]</i>	3			3		
<i>gdMinislotActionPointOffset [MT]</i>	1			1		
<i>gdStaticSlot [MT]</i>	13			13		
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	8 000			8 000		
<i>gNumberOfMinislots</i>	2 656			2 656		
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	16 000			16 000		
<i>gdNIT [MT]</i>	6			6		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	1 280 770			640 386		
<i>pLatestTx [Minislot]</i>	1	1 024	2 651	1	1 024	2 651
<i>pMacroInitialOffset[A,B] [MT]</i>	2			2		
<i>pMicroPerCycle [<math>\mu</math>T]</i>	640 000			320 000		
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45			45		
<i>pOffsetCorrectionStart [MT]</i>	7 997			7 997		
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	385			193		
<i>pPayloadLengthDynMax [two-byte word]</i>	0			0		

Table 72 — Modification to basic configuration 3 for timing related configuration data – pLatestTx

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdActionPointOffset</i> [MT]	1		
<i>gdDynamicSlotIdlePhase</i> [Minislot]	2		
<i>gdMinislot</i> [MT]	3		
<i>gdMinislotActionPointOffset</i> [MT]	1		
<i>gdStaticSlot</i> [MT]	22		
<i>gdSymbolWindow</i> [MT]	0		
<i>gMacroPerCycle</i> [MT]	8 000		
<i>gNumberOfMinislots</i>	2 650		
<i>gNumberOfStaticSlots</i>	2		
<i>gPayloadLengthStatic</i> [two-byte word]	0		
<i>gdCycle</i> [ $\mu$ s]	16 000		
<i>gdNIT</i> [MT]	6		
<i>pClusterDriftDamping</i> [ $\mu$ T]	0		
<i>pdListenTimeout</i> [ $\mu$ T]	640 386		
<i>pLatestTx</i> [Minislot]	1	1 024	2 642
<i>pMacroInitialOffset</i> [A,B] [MT]	3		
<i>pMicroPerCycle</i> [ $\mu$ T]	320 000		
<i>pOffsetCorrectionOut</i> [ $\mu$ T]	45		
<i>pOffsetCorrectionStart</i> [MT]	7 997		
<i>pRateCorrectionOut</i> [ $\mu$ T]	193		
<i>pPayloadLengthDynMax</i> [two-byte word]	0		

The IUT is configured to transmit frames in dynamic slot  $gNumberOfStaticSlots + pLatestTx$  for Modification I and II and in dynamic slot  $n_{dyn}$  of cycle 7 and dynamic slot  $n_{dyn}+1$  of cycle 8 for Modification III. The payload length of dynamic frames is 0 bytes unless otherwise specified.

Table 73 defines auxiliary variables.

**Table 73 — Auxiliary variables**

Auxiliary variable	Basic Configuration			
	1a	1b	2a & 2b	3
m	58	58	29	14
$n_{dyn}$	104	158	72	152

— **Preamble (setup state)**

Preamble II.

— **Test execution**

1) In cycle 7, it is verified (LT) that the IUT transmits its frame in slot 1 correctly, i.e. the frame ID is set to 1, the cycle count to 7, the payload length to 0, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1' and the payload preamble indicator is set to '0'.

(I, II) It is also verified (LT) that the IUT transmits its frame in slot  $gNumberOfStaticSlots + pLatestTx$  correctly, i.e. and the frame ID is set to  $gNumberOfStaticSlots + pLatestTx$ , the cycle count to 7, the payload length to 0, the null frame indicator is set to '1', the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0'.

(III) In cycle 7, the LT simulates m additional dynamic frames, each with a payload of 127 two-byte words in dynamic slots 3 to m+2. The payload is 0x01 in byte 0, 0x02 in byte 1, ..., and 0xFE in byte 253. It is also verified (LT) that the IUT transmits its frame in slot  $n_{dyn}$  correctly, i.e. the frame ID is set to  $n_{dyn}$ , the cycle count to 7, the payload length to 0, the null frame indicator is set to '1', the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0'.

2) (III) In cycle 8, the LT simulates m additional dynamic frames, each with a payload of 127 two-byte words in dynamic slots 3 to m+2. The payload is 0x01 in byte 0, 0x02 in byte 1, ..., and 0xFE in byte 253. It is verified (LT) that the IUT does not transmit a frame in the dynamic segment.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames correctly.

### 7.3.1.9 gdMinislotActionPointOffset

— **Test purpose**

Verify correct handling of the parameter *gdMinislotActionPointOffset*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 74, Table 75 and Table 76.

**Table 74 — Modification to basic configurations 1a and 1b for timing related configuration data – gdMinislotActionPointOffset**

Parameter	Modification to Basic Configuration					
	1a			1b		
	I	II	III	I	II	III
<i>gdMinislot</i> [MT]	63			63		
<i>gdMinislotActionPointOffset</i> [MT]	1	15	31	1	15	31
<i>gdSymbolWindow</i> [MT]	0			0		
<i>gMacroPerCycle</i> [MT]	1 400			1 400		
<i>gNumberOfMinislots</i>	20			20		
<i>gNumberOfStaticSlots</i>	3			3		
<i>gPayloadLengthStatic</i> [two-byte word]	0			0		
<i>gdCycle</i> [μs]	1 400			1 400		
<i>gdNIT</i> [MT]	32	35		32	35	
<i>pClusterDriftDamping</i> [μT]	0	2		0	2	
<i>pdListenTimeout</i> [μT]	112 068			224 136		
<i>pLatestTx</i> [Minislot]	2			2		
<i>pMicroPerCycle</i> [μT]	56 000			112 000		
<i>pOffsetCorrectionStart</i> [MT]	1 390			1 390		
<i>pRateCorrectionOut</i> [μT]	34			68		

**Table 75 — Modification to basic configurations 2a and 2b for timing related configuration data –  
gdMinislotActionPointOffset**

Parameter	Modification to Basic Configuration					
	2a			2b		
	I	II	III	I	II	III
<i>gdMinislot [MT]</i>	63			63		
<i>gdMinislotActionPointOffset [MT]</i>	1	15	31	1	15	31
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	1 375			1 375		
<i>gNumberOfMinislots</i>	20			20		
<i>gNumberOfStaticSlots</i>	3			3		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [μs]</i>	2 750			2 750		
<i>gdNIT [MT]</i>	14	16		14	16	
<i>pClusterDriftDamping [μT]</i>	0	2		0	2	
<i>pdListenTimeout [μT]</i>	220 134			110 068		
<i>pLatestTx [Minislot]</i>	2			2		
<i>pMicroPerCycle [μT]</i>	110 000			55 000		
<i>pOffsetCorrectionStart [MT]</i>	1 370			1 365		
<i>pRateCorrectionOut [μT]</i>	67			34		

**Table 76 — Modification to basic configuration 3 for timing related configuration data – gdMinislotActionPointOffset**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdMinislot</i> [MT]	63		
<i>gdMinislotActionPointOffset</i> [MT]	1	15	31
<i>gdSymbolWindow</i> [MT]	0		
<i>gMacroPerCycle</i> [MT]	1 450		
<i>gNumberOfMinislots</i>	20		
<i>gNumberOfStaticSlots</i>	3		
<i>gPayloadLengthStatic</i> [two-byte word]	0		
<i>gdCycle</i> [μs]	2 900		
<i>gdNIT</i> [MT]	14	16	
<i>pClusterDriftDamping</i> [μT]	0	2	
<i>pdListenTimeout</i> [μT]	116 070		
<i>pLatestTx</i> [Minislot]	2		
<i>pMicroPerCycle</i> [μT]	58 000		
<i>pOffsetCorrectionStart</i> [MT]	1 440		
<i>pRateCorrectionOut</i> [μT]	35		

The IUT is configured to transmit two additional frames in static slot 3 and in dynamic slot 4.

The interval between the IUT's frame in slot 4 and the LT's frame in slot 5 is:

$$\Delta t(4, 5) = (\text{ceil}((gdTSSTransmitter + cdFSS + 50 + 1 * 20 + 30 + cdFES + 1) * gdBit / (gdMinislot * gdMacrotick)) + gdDynamicSlotIdlePhase + 1) * (gdMinislot * gdMacrotick) / pdMicrotick + \xi \mu T + \xi_{IUT} \mu T$$

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In cycle 7, the LT simulates a frame in dynamic slot 5 and it is verified (LT) that the IUT transmits its frames in slot 1, slot 3 and slot 4 correctly, i.e. the frame ID is set to 1, the cycle count to 7, the payload length to 0, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1' and the payload preamble indicator is set to '0' in slot 1 and the frame ID is set to 3 and 4, the cycle count to 7, the payload length to 0 and 1, the payload to 0x0102 (slot 4 only), the null frame indicator is set to '1', the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0' in slot 3 and slot 4, the interval between the IUT's frame in slot 4 and the LT's frame in slot 5 is  $\Delta t(4,5)$  and the interval between the IUT's frames in slots 3 and slot 4 is  $\Delta t(3,4)$ :

Table 77 defines the modification to test execution basic configuration of timing related configuration data – *gdMinislot*.

**Table 77 — Modification to test execution basic configuration of timing related configuration data – *gdMinislot***

Interval	Modification		
	I	II	III
$\Delta t(3,4) [\mu T]$	$gdStaticSlot * gdMacrotick / pdMicrotick + \xi$	$(gdStaticSlot + gdMinislotActionPointOffset - gdActionPointOffset) * gdMacrotick / pdMicrotick + \xi$	

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames correctly. The intervals between the IUT's frames in slot 3 and slot 4 and the intervals between the IUT's frame in slot 4 and the LT's frame in slot 5 are correct.

**7.3.1.10 *gdDynamicSlotIdlePhase***

— **Test purpose**

Verify the correct handling of the parameter *gdDynamicSlotIdlePhase*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 78, Table 79 and Table 80.



**Table 78 — Modification to basic configurations 1a and 1b for timing related configuration data – gdDynamicSlotIdlePhase**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2	0	1	2
<i>gMacroPerCycle [MT]</i>	2 095			2 095		
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	2 095			2 095		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2		2		
<i>pdListenTimeout [<math>\mu</math>T]</i>	167 702			335 402		
<i>pMicroPerCycle [<math>\mu</math>T]</i>	83 800			167 600		
<i>pOffsetCorrectionStart [MT]</i>	2 085			2 085		
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	51			101		
<i>pPayloadLengthDynMax [two-byte word]</i>	1			1		

**Table 79 — Modification to basic configurations 2a and 2b for timing related configuration data – gdDynamicSlotIdlePhase**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2	0	1	2
<i>gMacroPerCycle [MT]</i>	1 081			1 081		
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [<math>\mu</math>s]</i>	2 162			2 162		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	2			0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	173 064			86 532		
<i>pMicroPerCycle [<math>\mu</math>T]</i>	86 480			43 240		
<i>pOffsetCorrectionStart [MT]</i>	1 075			1 074		
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	52			26		
<i>pPayloadLengthDynMax [two-byte word]</i>	1			1		

**Table 80 — Modification to basic configuration 3 for timing related configuration data – gdDynamicSlotIdlePhase**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdDynamicSlotIdlePhase</i> [ <i>Minislot</i> ]	0	1	2
<i>gMacroPerCycle</i> [ <i>MT</i> ]	1 166		
<i>gNumberOfStaticSlots</i>	2		
<i>gPayloadLengthStatic</i> [ <i>two-byte word</i> ]	0		
<i>gdCycle</i> [ $\mu$ s]	2 332		
<i>pClusterDriftDamping</i> [ $\mu$ T]	0	2	
<i>pdListenTimeout</i> [ $\mu$ T]	93 336		
<i>pMicroPerCycle</i> [ $\mu$ T]	46 640		
<i>pOffsetCorrectionStart</i> [ <i>MT</i> ]	1 159		
<i>pRateCorrectionOut</i> [ $\mu$ T]	28		
<i>pPayloadLengthDynMax</i> [ <i>two-byte word</i> ]	1		

The IUT is configured to receive frames in slot 4 and to transmit additional frames in dynamic slots 3 and 5.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In cycle 7, the LT simulates an additional frame in dynamic slot 4.  
 It is verified (LT) that the IUT transmits its frames in slots 1, 3 and slot 5 correctly, i.e. the frame ID, the cycle count, the payload length, the sync frame indicator, the startup frame indicator, the null frame indicator and the payload preamble indicator are set accordingly.  
 It is verified (LT) that the interval between the IUT's frames in slot 3 and slot 5 is:  

$$\Delta t(3, 5) = 2 * (\text{ceil}((gdTSSTransmitter + cdFSS + 50 + 1 * 20 + 30 + cdFES + 1) * gdBit / (gdMinislot * gdMacrotick)) + gdDynamicSlotIdlePhase + 1) * (gdMinislot * gdMacrotick) / pdMicrotick + \xi \mu T$$
- 2) In the NIT of cycle 7, it is verified (UT) that the frame contents data of slot 4 corresponds to the contents of the frame as simulated by the LT in slot 4 of cycle 7.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames correctly and receives the LT's frame in slot 4 correctly.

### 7.3.1.11 gdSymbolWindow

— **Test purpose**

Verify correct handling of the parameter *gdSymbolWindow*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 81.

**Table 81 — Modification to basic configurations for timing related configuration data – gdSymbolWindow**

Parameter	Modification to Basic Configuration								
	1a & 1b			2a & 2b			3		
	I	II	III	I	II	III	I	II	III
<i>gdSymbolWindow</i> [MT]	15	64	161	11	64	162	16	64	145
<i>gNumberOfMinislots</i>	219	216	206	140	134	120	145	139	128
<i>gdNIT</i> [MT]	39	17	10	24	13	13	19	13	9
<i>pClusterDriftDamping</i> [μT]	0			0			0		
<i>pLatestTx</i> [Minislot]	188	185	175	101	95	81	68	62	51
<i>pOffsetCorrectionStart</i> [MT]	4 990		4 992	2 491			2 492		

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) The UT requests the IUT to transmit an MTS in the symbol window of cycle 8.
- 2) It is verified (LT) that the IUT transmits a frame in slot 2 of cycle 8 starting at  $t_{AP} = (gdStaticSlot + gdActionPointOffset) * gdMacroTICK / pdMicroTICK + \xi + \xi_{IUT} \mu T$  after the cycle start.
- 3) It is verified (LT) that the IUT transmits a valid MTS of length  $(gdTSSTransmitter + cdCAS) * gdBit * pSamplesPerMicroTICK / pdMicroTICK \pm 1 \sigma T$  starting at the symbol window action point  $t_{SWAP} = (gNumberOfStaticSlots * gdStaticSlot + gNumberOfMinislots * gdMinislot + gdSymbolWindowActionPointOffset) * gdMacroTICK / pdMicroTICK + \xi + \xi_{IUT} \mu T$  after the cycle start.
- 4) In cycle 9, the LT starts to simulate an MTS 1 *gdBit* after the symbol window start.  
In the static segment of cycle 10, it is verified (UT) that the flag *vSS!ValidMTS* is true in the symbol window status and that the boundary violation flag / indicator is false in the symbol window status, the NIT status and the aggregated channel status.  
The UT clears the aggregated channel status after its verification.
- 5) In cycle 10, the LT starts to simulate an MTS 2 *gdBit* before the symbol window start.  
In the static segment of cycle 11, it is verified (UT) that the flag *vSS!ValidMTS* is false in the symbol

window status, the boundary violation flag / indicator is true in the symbol window status and the aggregated channel status and that the boundary violation flag is false in the NIT status.  
 The UT clears the aggregated channel status after its verification.

- 6) In cycle 11, the LT starts to simulate an MTS *gdTSSTransmitter + cdCAS + cChannelIdleDelimiter + 2 gdBit* before the symbol window end.  
 In the static segment of cycle 12, it is verified (UT) that the flag *vSS!ValidMTS* is true in the symbol window status and that the boundary violation flag / indicator is false in the symbol window status, the NIT status and the aggregated channel status.  
 The UT clears the aggregated channel status after its verification.
- 7) In cycle 12, the LT starts to simulate an MTS *gdTSSTransmitter + cdCAS + cChannelIdleDelimiter – 1 gdBit* before the symbol window end.  
 In the static segment of cycle 13, it is verified (UT) that the flag *vSS!ValidMTS* is true in the symbol window status and that the boundary violation flag / indicator is true in the symbol window status, the NIT status and the aggregated channel status.  
 The UT clears the aggregated channel status after its verification.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits the MTS correctly. The measurement of the symbol window duration via the boundary violation indication is in accordance with the configuration parameter *gdSymbolWindow ± 1 gdBit*.

**7.3.1.12 pLatestTx violation**

— **Test purpose**

Verify correct transmission abortion in the dynamic segment to ensure that the CHIRP is detected during the dynamic slot idle phase.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 82.

**Table 82 — Modification to basic configurations for timing related configuration data – pLatestTx violation**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdDynamicSlotIdlePhase [Minislot]</i>	2	2	2
<i>pLatestTx [Minislot]</i>	215	136	139
<i>pPayloadLengthDynMax [two-byte word]</i>	4	2	2

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + p\text{LatestTx}.$$

The IUT is configured to transmit a frame in the dynamic slot  $n_{\text{dyn}}$ .

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In the static segment of cycle 7, the IUT is configured to transmit a dynamic frame in slot  $n_{dyn}$ , with a payload length of
  - (a) 127 two-byte words,
  - (b)  $pPayloadLengthDynMax + 1$  two-byte words,
  - (c)  $pPayloadLengthDynMax$  two-byte words and
  - (d) 0 two-byte word.
- 2) (a, b) In cycle 7, it is verified (LT) that the IUT starts the transmission of its frame in slot  $n_{dyn}$ , and aborts the frame transmission at the action point of minislot  $gNumberOfMinislots - gdDynamicSlotIdlePhase$ . It is also verified (LT) that TxD becomes high at the action point of minislot  $gNumberOfMinislots - gdDynamicSlotIdlePhase$  and TxEN becomes high 1  $gdBit$  after TxD.  
(c, d) In cycle 7, it is verified (LT) that the IUT transmits its frame in slot  $n_{dyn}$  correctly.
- 3) In the NIT of cycle 7, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ), that  $vLastDynTxSlot$  is  $n_{dyn}$  and that
  - (a, b) the  $pLatestTx$  violation status indicator is true and
  - (c, d) the  $pLatestTx$  violation status indicator is false.  
The UT resets the  $pLatestTx$  violation status indicator after its verification and verifies that this indicator has been reset.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts ongoing dynamic frame transmission in minislot  $gNumberOfMinislots - gdDynamicSlotIdlePhase$ , sets the  $pLatestTx$  violation status indicator and  $vLastDynTxSlot$  accordingly and stays in *POC:normal active* state.

**7.3.1.13 gdSymbolWindowActionPointOffset**

— **Test purpose**

Verify the correct handling of the parameter  $gdSymbolWindowActionPointOffset$ .

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 83.

**Table 83 — Modification to basic configurations for timing related configuration data –  
gdSymbolWindowActionPointOffset**

Parameter	Modification to Basic Configurations								
	1a & 1b			2a & 2b			3		
	I	II	III	I	II	III	I	II	III
<i>gdActionPointOffset</i> [MT]	1			1			1		
<i>gdMinislotActionPointOffset</i> [MT]	1			1			1		
<i>gdSymbolWindow</i> [MT]	157			142			143		
<i>gdSymbolWindowActionPointOffset</i> [MT]	1	31	63	1	31	63	1	31	63
<i>gNumberOfMinislots</i>	206			123			128		
<i>pClusterDriftDamping</i> [μT]	0			0			0		
<i>pLatestTx</i> [Minislot]	175			84			51		
<i>pMacroInitialOffset</i> [A,B] [MT]	3			2			3		

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) The UT requests the IUT to transmit an MTS in the symbol window of cycle 7 and a WUDOP in the symbol window of cycle 9.
- 2) In cycle 7 it is verified (LT) that the IUT transmits an MTS starting at  $(gdStaticSlot * gNumberOfStaticSlots + gdMinislot * gNumberOfMinislots + gdSymbolWindowActionPointOffset) * (gdMacroTICK / pdMicroTICK) + \xi + \xi_{IUT}$ .
- 3) In cycle 8 the LT simulates an MTS starting at  $gdStaticSlot * gNumberOfStaticSlots + gdMinislot * gNumberOfMinislots + gdSymbolWindowActionPointOffset$ . It is verified that the interval between the LT's MTS in cycle 8 and the IUT's MTS in cycle 7 equals  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .
- 4) In cycle 9 it is verified (LT) that the IUT transmits a WUDOP starting at  $(gdStaticSlot * gNumberOfStaticSlots + gdMinislot * gNumberOfMinislots + gdSymbolWindowActionPointOffset) * (gdMacroTICK / pdMicroTICK) + \xi + \xi_{IUT}$ . It is verified that the interval between the LT's MTS in cycle 8 and the IUT's WUDOP in cycle 9 equals  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its MTS and WUDOP correctly starting at the symbol window action point.

### 7.3.2 Protocol operation related configuration data

#### 7.3.2.1 gColdstartAttempts

— **Test purpose**

Verify the correct handling of the *gColdstartAttempts* parameter.

This test is performed in test case 7.6.3.1.

#### 7.3.2.2 gListenNoise

— **Test purpose**

Verify the correct handling of the *gListenNoise* parameter.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 84.

**Table 84 — Modification to basic configurations for protocol operation related configuration data – gListenNoise**

Parameter	Modification		
	I	II	III
<i>gListenNoise</i>	2	9	16

The IUT is configured as coldstart node sending startup frames in slot 1.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.

— **Test execution**

- 1) The LT simulates permanent noise (low phase) on the available channel(s) before the UT initiates the IUT's startup procedure.
- 2) The UT initiates the startup procedure with the CHI command RUN.
- 3) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.

- 4) The LT stops noise simulation on the available channel(s) earliest  $2\,500\ \mu\text{T}$  and latest  $pdListenTimeout / 2 - 2\,500\ \mu\text{T}$  after the CHI command RUN.
- 5)  $100\ gdBit$  after the end of the LT's noise, the LT simulates a CAS of length  $gdTSSTransmitter + cdCAS$  on the available channel(s).
- 6)  $pdListenTimeout / 2$  after the end of the LT's CAS, the LT simulates permanent noise (low phase) of length  $(gListenNoise - 1) * pdListenTimeout$  on the available channel(s).
- 7) It is verified (LT) that the IUT starts CAS transmission  $(cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + gListenNoise * pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi\ \mu\text{T} + (\varphi_{Rx} + \varphi_{Tx})\ \text{ns}$  after the LT finished CAS simulation.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT starts CAS transmission  $(cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + gListenNoise * pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi\ \mu\text{T} + (\varphi_{Rx} + \varphi_{Tx})\ \text{ns}$  after the LT finished CAS simulation.

### 7.3.2.3 *pdListenTimeout*

— **Test purpose**

Verify the correct interpretation of the *pdListenTimeout* parameter.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 85, Table 86 and Table 87.



**Table 85 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pdListenTimeout**

Parameter	Modification to Basic Configuration					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	4	3		1	2	
<i>gdMinislotActionPointOffset [MT]</i>	4	3		1	2	
<i>gdStaticSlot [MT]</i>	19	17	17	13	15	15
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	84	4 673	16 000	46	4 655	16 000
<i>gNumberOfMinislots</i>	0	512	1 770	0	512	1 772
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gClockDeviationMax</i>	0,0003		0,0015	0,0003		0,0015
<i>gdCycle [<math>\mu</math>s]</i>	84	4 673	16 000	46	4 655	16 000
<i>gdNIT [MT]</i>	46	31	36	20	17	22
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	6 726	374 066	1 283 846	7 366	745 248	2 567 692
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	6	5		3	4	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 360	186 920	640 000	3 680	372 400	1 280 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	153			45	226	
<i>pOffsetCorrectionStart [MT]</i>	76	4 665	15 992	45	4 650	15 990
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3	113	1 923	3	224	3 846

**Table 86 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pdListenTimeout**

Parameter	Modification to Basic Configuration					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	2		1	2	
<i>gdMinislotActionPointOffset [MT]</i>	1	2		1	2	
<i>gdStaticSlot [MT]</i>	12	14		13	15	
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	44	3 630	8 000	65	3 649	8 000
<i>gNumberOfMinislots</i>	0	512	1 135	0	512	1 130
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gClockDeviationMax</i>	0,0003		0,0015	0,0004	0,0003	0,0015
<i>gdCycle [<math>\mu</math>s]</i>	88	7 260	16 000	130	7 298	16 000
<i>gdNIT [MT]</i>	20	18	27	39	35	60
<i>pdListenTimeout [<math>\mu</math>T]</i>	7 046	581 150	1 283 846	5 206	292 096	641 924
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2	3		2	3	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 520	290 400	640 000	2 600	145 960	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	154		45	100	
<i>pOffsetCorrectionStart [MT]</i>	40	3 625	7 995	60	3 643	7 994
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3	175	1 923	3	88	962

**Table 87 — Modification to basic configuration 3 for protocol operation related configuration data – pdListenTimeout**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdActionPointOffset [MT]</i>	1	2	
<i>gdMinislotActionPointOffset [MT]</i>	1	2	
<i>gdStaticSlot [MT]</i>	22	24	24
<i>gdSymbolWindow [MT]</i>	0		
<i>gMacroPerCycle [MT]</i>	83	3 667	8 000
<i>gNumberOfMinislots</i>	0	512	1 130
<i>gNumberOfStaticSlots</i>	2		
<i>gPayloadLengthStatic [two-byte word]</i>	0		
<i>gClockDeviationMax</i>	0,0009	0,0003	0,0015
<i>gdCycle [<math>\mu</math>s]</i>	166	7 334	16 000
<i>gdNIT [MT]</i>	39	35	42
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	6 652	293 538	641 924
<i>pLatestTx [Minislot]</i>	0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3	4	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 320	146 680	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	100	
<i>pOffsetCorrectionStart [MT]</i>	80	3 661	7 993
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	6	89	962

The IUT is configured as coldstart node sending startup frames in slot 1.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.

— **Test execution**

- 1) The LT generates permanent noise (low phase) on the available channel(s) before the UT initiates the IUT's startup procedure.
- 2) The UT initiates the startup procedure with the CHI command RUN.
- 3) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 4) The LT stops noise generation earliest 2 500  $\mu$ T and latest  $pdListenTimeout / 2 - 2\ 500\ \mu$ T after the CHI command RUN on the available channel(s). The noise shall be a multiple of  $gdBit$ .
- 5) It is verified (LT) that the IUT starts CAS transmission ( $cVotingDelay + cStrobeOffset + cdInternalRxDelayMax$ ) \*  $gdSampleClockPeriod / pdMicrotick + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi$   $\mu$ T + ( $\varphi_{Rx} + \varphi_{Tx}$ ) ns after the LT stopped noise generation.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT starts CAS transmission ( $cVotingDelay + cStrobeOffset + cdInternalRxDelayMax$ ) \*  $gdSampleClockPeriod / pdMicrotick + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi$   $\mu$ T + ( $\varphi_{Rx} + \varphi_{Tx}$ ) ns after the LT stopped noise generation.

#### 7.3.2.4 **pMacroInitialOffset**

— **Test purpose**

Verify correct interpretation of the parameters  $pMacroInitialOffset[A]$  and  $pMacroInitialOffset[B]$ .

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 88, Table 89 and Table 90.

**Table 88 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pMacroInitialOffset**

Parameter	Modification to Basic Configuration					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	32	63	1	32	63
<i>gdCASRxLowMax [gdBit]</i>	95	97	105	95	97	105
<i>gdMinislot [MT]</i>	9		16	9		15
<i>gdMinislotActionPointOffset [MT]</i>	4		6	4		6
<i>gdStaticSlot [MT]</i>	150			150		
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gdTSSTransmitter [gdBit]</i>	10	11	15	10	11	15
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	33		32	33		32
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdNIT [MT]</i>	50		200	50		200
<i>pdAcceptedStartupRange [<math>\mu</math>T]</i>	281		561	403		1 044
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pDecodingCorrection [<math>\mu</math>T]</i>	48	52	68	96	104	136
<i>pDelayCompensation[A,B] [<math>\mu</math>T]</i>	5		100	10		185
<i>pKeySlotID</i>	3			3		
<i>pKeySlotUsedForStartup</i>	false			false		
<i>pKeySlotUsedForSync</i>	false			false		
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3	34	68	3	34	68
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	27	23	32	54	46	79
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	153	350	45	226	620
<i>pOffsetCorrectionStart [MT]</i>	4 990		4 982	4 990		4 980

**Table 89 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pMacroInitialOffset**

Parameter	Modification to Basic Configuration					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	32	63	1	32	63
<i>gdCASRxLowMax [gdBit]</i>	80	84		80	84	
<i>gdMinislot [MT]</i>	7		8	7		10
<i>gdMinislotActionPointOffset [MT]</i>	3			3		4
<i>gdStaticSlot [MT]</i>	150			150		
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gdTSSTransmitter [gdBit]</i>	6	8		6	8	
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	16			16		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdNIT [MT]</i>	100			100		
<i>pdAcceptedStartupRange [<math>\mu</math>T]</i>	283		544	221		311
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pDecodingCorrection [<math>\mu</math>T]</i>	64	80		32	40	
<i>pDelayCompensation[A,B] [<math>\mu</math>T]</i>	10		85	5		45
<i>pKeySlotID</i>	3			3		
<i>pKeySlotUsedForStartup</i>	false			false		
<i>pKeySlotUsedForSync</i>	false			false		
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2	34	66	2	34	66
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	6	70	75	3	35	
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	154	350	45	117	80
<i>pOffsetCorrectionStart [MT]</i>	2 491			2 491		2 480

**Table 90 — Modification to basic configuration 3 for protocol operation related configuration data – pMacroInitialOffset**

Parameter	Modification to Basic Configuration 3		
	I	II	III
gdActionPointOffset [MT]	1	32	63
gdCASRxLowMax [gdBit]	72		74
gdMinislot [MT]	7		
gdMinislotActionPointOffset [MT]	3		
gdStaticSlot [MT]	150		
gdSymbolWindow [MT]	0		
gdTSSTransmitter [gdBit]	4		5
gNumberOfMinislots	0		
gNumberOfStaticSlots	16		
gPayloadLengthStatic [two-byte word]	8		
gdNIT [MT]	100		
pdAcceptedStartupRange [ $\mu$ T]	234		
pClusterDriftDamping [ $\mu$ T]	0		
pDecodingCorrection [ $\mu$ T]	48		56
pDelayCompensation[A,B] [ $\mu$ T]	10		26
pKeySlotID	3		
pKeySlotUsedForStartup	false		
pKeySlotUsedForSync	false		
pLatestTx [Minislot]	0		
pMacroInitialOffset[A,B] [MT]	3	34	66
pMicroInitialOffset[A,B] [ $\mu$ T]	22		38
pOffsetCorrectionOut [ $\mu$ T]	45	118	
pOffsetCorrectionStart [MT]	2 492	2 492	2 492

The IUT is an integrating node and is configured to send static frames in slot 3 on the available channel(s) for all instances.

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.

- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500 μT after the CHI command RUN.

— **Test execution**

- 1) The LT begins to simulate startup frames in slots 1 and 2 of cycles 0 to 6  $0,5 * gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) In cycle 4 before NIT, it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$  and that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 3) In cycle 6 before NIT, it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$  and that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 4) In cycle 6, 500 μT after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State = NORMAL\_ACTIVE*).
- 5) In cycle 6, it is verified (LT) that the interval between the IUT's frame in slot 3 and the LT's frame in slot 2 is  $gdStaticSlot * gdMacrotick / pdMicrotick - (pDelayCompensation[Ch] - 10 / pSamplesPerMicrotick) + \xi + \xi_{IUT} \mu T$  on the respective channel.

Figure 22 depicts the *pMacroInitialOffset*.



**Figure 22 — pMacroInitialOffset**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs appropriate offset correction according to the value of parameters *pMacroInitialOffset[A]* and *pMacroInitialOffset[B]*.



### 7.3.2.5 pRateCorrectionOut during startup (1)

— **Test purpose**

Verify correct interpretation of the parameter *pRateCorrectionOut* when the maximum positive drift is exceeded during integration.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 91, Table 92 and Table 93.

**Table 91 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pRateCorrectionOut during startup (1)**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	4			3		
<i>gdMinislotActionPointOffset [MT]</i>	4			3		
<i>gdStaticSlot [MT]</i>	21	19		17		
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	84	8 320	16 000	56	8 320	16 000
<i>gNumberOfMinislots</i>	0	914	1 769	0	915	1 770
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gClockDeviationMax</i>	0,0003	0,0015		0,0003	0,0015	
<i>gdCycle [μs]</i>	84	8 320	16 000	56	8 320	16 000
<i>gdNIT [MT]</i>	42	56	41	22	51	36
<i>pClusterDriftDamping [μT]</i>	2			2		
<i>pdListenTimeout [μT]</i>	6 726	667 600	1 283 846	8 966	1 335 200	2 567 692
<i>pKeySlotID</i>	2			2		
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	6			5		
<i>pMicroPerCycle [μT]</i>	3 360	332 800	640 000	4 480	665 600	1 280 000
<i>pOffsetCorrectionOut [μT]</i>	153			226		
<i>pOffsetCorrectionStart [MT]</i>	62	8 300	15 990	45	8 300	15 990
<i>pRateCorrectionOut [μT]</i>	3	1 000	1 923	3	2 000	3 846

Table 92 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pRateCorrectionOut during startup (1)

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	2			3		
<i>gdMinislotActionPointOffset [MT]</i>	2			3		
<i>gdStaticSlot [MT]</i>	14			16		
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	49	4 160	8 000	73	4 160	8 000
<i>gNumberOfMinislots</i>	0	585	1 135	0	585	1 130
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gClockDeviationMax</i>	0,0003	0,0015		0,0004	0,0015	
<i>gdCycle [<math>\mu</math>s]</i>	98	8 320	16 000	146	8 320	16 000
<i>gdNIT [MT]</i>	21	37	27	41	33	58
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	2			2		
<i>pdListenTimeout [<math>\mu</math>T]</i>	7 846	667 600	1 283 846	5 846	333 800	641 924
<i>pKeySlotID</i>	2			2		
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3			4		
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 920	332 800	640 000	2 920	166 400	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	154	160		117		
<i>pOffsetCorrectionStart [MT]</i>	45	4 155	7 995	62	4 150	7 990
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3	1 000	1 923	3	500	962

**Table 93 — Modification to basic configuration 2 for protocol operation related configuration data – pRateCorrectionOut during startup (1)**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdActionPointOffset [MT]</i>	1	3	
<i>gdMinislotActionPointOffset [MT]</i>	1	3	
<i>gdStaticSlot [MT]</i>	22	26	
<i>gdSymbolWindow [MT]</i>	0		
<i>gMacroPerCycle [MT]</i>	83	4 160	8 000
<i>gNumberOfMinislots</i>	0	581	1 130
<i>gNumberOfStaticSlots</i>	2		
<i>gPayloadLengthStatic [two-byte word]</i>	0		
<i>gClockDeviationMax</i>	0,0009	0,0015	0,0015
<i>gdCycle [<math>\mu</math>s]</i>	166	8 320	16 000
<i>gdNIT [MT]</i>	39	41	38
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	6 652	333 800	641 924
<i>pKeySlotID</i>	2		
<i>pLatestTx [Minislot]</i>	0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3	5	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 320	166 400	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	130	
<i>pOffsetCorrectionStart [MT]</i>	80	4 150	7 990
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	6	500	962

The IUT is configured as coldstart node sending startup frames in slot 2 on the available channel(s) for all instances.


— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ )  $2\ 500\ \mu T$  after the CHI command RUN.
- 3) The LT simulates a CAS  $gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 4) The LT simulates startup frames in slot 1 of cycles 0 to 7. The LT's cycle length is  $(pMicroPerCycle + (pRateCorrectionOut + 1)) * pSamplesPerMicrotick + 1\ \sigma T$ .
- 5) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE_SCHEDULE$ )  $1,7 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 6) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ )  $2,7 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 7) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE_SCHEDULE$ )  $5,7 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 8) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ )  $6,7 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 9) It is verified (LT) that the IUT does not send any frames.

Figure 23 depicts the *pRateCorrectionOut* during startup (1).



**Figure 23 — pRateCorrectionOut during startup (1)**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT does not perform a startup. The IUT does not accept the corresponding odd startup frames of the LT because the LT's cycle is too long.

### 7.3.2.6 pRateCorrectionOut during startup (2)

— **Test purpose**

Verify correct interpretation of the parameter *pRateCorrectionOut* when the maximum positive drift is not exceeded during integration.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 94, Table 95 and Table 96.

**Table 94 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pRateCorrectionOut during startup (2)**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	4			3		
<i>gdMinislotActionPointOffset [MT]</i>	4			3		
<i>gdStaticSlot [MT]</i>	21	19		17		
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	84	8 320	16 000	56	8 320	16 000
<i>gNumberOfMinislots</i>	0	914	1 769	0	915	1 770
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gClockDeviationMax</i>	0,0003	0,0015		0,0003	0,0015	
<i>gdCycle [μs]</i>	84	8 320	16 000	56	8 320	16 000
<i>gdNIT [MT]</i>	42	56	41	22	51	36
<i>pClusterDriftDamping [μT]</i>	2			2		
<i>pdListenTimeout [μT]</i>	6 726	667 600	1 283 846	8 966	1 335 200	2 567 692
<i>pKeySlotID</i>	2			2		
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	6			5		
<i>pMicroPerCycle [μT]</i>	3 360	332 800	640 000	4480	665 600	1 280 000
<i>pOffsetCorrectionOut [μT]</i>	153			226		
<i>pOffsetCorrectionStart [MT]</i>	62	8 300	15 990	45	8 300	15 990
<i>pRateCorrectionOut [μT]</i>	3	1 000	1 923	3	2 000	3 846

Table 95 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pRateCorrectionOut during startup (2)

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	2			3		
<i>gdMinislotActionPointOffset [MT]</i>	2			3		
<i>gdStaticSlot [MT]</i>	14			16		
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	49	4 160	8 000	73	4 160	8 000
<i>gNumberOfMinislots</i>	0	585	1 135	0	585	1 130
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gClockDeviationMax</i>	0,0003	0,0015		0,0004	0,0015	
<i>gdCycle [<math>\mu</math>s]</i>	98	8 320	16 000	146	8 320	16 000
<i>gdNIT [MT]</i>	21	37	27	41	33	58
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	2			2		
<i>pdListenTimeout [<math>\mu</math>T]</i>	7 846	667 600	1 283 846	5 846	333 800	641 924
<i>pKeySlotID</i>	2			2		
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3			4		
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 920	332 800	640 000	2 920	166 400	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	154	160		117		
<i>pOffsetCorrectionStart [MT]</i>	45	4 155	7 995	62	4 150	7 990
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3	1 000	1 923	3	500	962

**Table 96 — Modification to basic configuration 3 for protocol operation related configuration data – pRateCorrectionOut during startup (2)**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdActionPointOffset [MT]</i>	1	3	
<i>gdMinislotActionPointOffset [MT]</i>	1	3	
<i>gdStaticSlot [MT]</i>	22	26	
<i>gdSymbolWindow [MT]</i>	0		
<i>gMacroPerCycle [MT]</i>	83	4 160	8 000
<i>gNumberOfMinislots</i>	0	581	1 130
<i>gNumberOfStaticSlots</i>	2		
<i>gPayloadLengthStatic [two-byte word]</i>	0		
<i>gClockDeviationMax</i>	0,0009	0,0015	0,0015
<i>gdCycle [<math>\mu</math>s]</i>	166	8 320	16 000
<i>gdNIT [MT]</i>	39	41	38
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2	
<i>pdListenTimeout [<math>\mu</math>T]</i>	6 652	333 800	641 924
<i>pKeySlotID</i>	2		
<i>pLatestTx [Minislot]</i>	0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3	5	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 320	166 400	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	130	
<i>pOffsetCorrectionStart [MT]</i>	80	4 150	7 990
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	6	500	962

The IUT is configured as coldstart node sending startup frames in slot 2.


— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ )  $2\ 500\ \mu T$  after the CHI command RUN.
- 3) The LT simulates a CAS  $gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 4) The LT simulates startup frames in slot 1 of cycles 0 to 7. The LT's cycle length is  $(pMicroPerCycle + (pRateCorrectionOut - 1)) * pSamplesPerMicrotick - 1\ \sigma T$ .
- 5) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE_SCHEDULE$ )  $1,7 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 6) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_COLDSTART_CHECK$ )  $2,7 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 7) In cycle 4,  $500\ \mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_JOIN$ ).
- 8) In cycle 7,  $500\ \mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).

Figure 24 depicts the *pRateCorrectionOut* during startup (2).



**Figure 24 — *pRateCorrectionOut* during startup (2)**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the startup accordingly. The IUT accepts the corresponding odd startup frames of the LT because the LT's cycle length is within the range determined by *pRateCorrectionOut*.



### 7.3.2.7 *pMicroInitialOffset*[A]

— **Test purpose**

Verify correct interpretation of the parameter *pMicroInitialOffset*[A] and correct initialization of the clock synchronisation.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 97, Table 98 and Table 99.

**Table 97 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pMicroInitialOffset[A]**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdCASRxLowMax [gdBit]</i>	97		95	97		
<i>gdMinislot [MT]</i>	9			9		
<i>gdTSSTransmitter [gdBit]</i>	11		10	11		
<i>gMacroPerCycle [MT]</i>	2 655			5 000		
<i>gNumberOfStaticSlots</i>	18			85		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gdCycle [μs]</i>	2 655		15 930	5 000		15 000
<i>gdMacrotick [μs]</i>	1		6	1		3
<i>gdNIT [MT]</i>	14			14		
<i>pdAcceptedStartupRange [μT]</i>	281			403		1 108
<i>pClusterDriftDamping [μT]</i>	0			0		
<i>pDecodingCorrection [μT]</i>	52		48	104		
<i>pDelayCompensation[A] [μT]</i>	28	5		56	7	137
<i>pdListenTimeout [μT]</i>	212 528		1 275 166	800 482		2 401 442
<i>pKeySlotID</i>	3			3		
<i>pKeySlotUsedForStartup</i>	false			false		
<i>pKeySlotUsedForSync</i>	false			false		
<i>pMacroInitialOffset[A] [MT]</i>	6		5	6		
<i>pMacroInitialOffset[B] [MT]</i>	6		5	6		5
<i>pMicroInitialOffset[A] [μT]</i>	0	23	187	0	46	239
<i>pMicroInitialOffset[B] [μT]</i>	23		187	46		126
<i>pMicroPerCycle [μT]</i>	106 200		637 200	400 000		1 200 000
<i>pOffsetCorrectionOut [μT]</i>	153		400	226		800
<i>pOffsetCorrectionStart [MT]</i>	2 647			4 990		
<i>pRateCorrectionOut [μT]</i>	64		383	241		721

**Table 98 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pMicroInitialOffset[A]**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	80			80		
<i>gdMinislot</i> [MT]	7			7		
<i>gdTSSTransmitter</i> [gdBit]	6			6		
<i>gMacroPerCycle</i> [MT]	2 500			2 500		
<i>gNumberOfStaticSlots</i>	45			45		
<i>gPayloadLengthStatic</i> [two-byte word]	0			0		
<i>gdCycle</i> [ $\mu$ s]	5 000		15 000	5 000		15 000
<i>gdMacrotick</i> [ $\mu$ s]	2		6	2		6
<i>gdNIT</i> [MT]	12			12		
<i>pdAcceptedStartupRange</i> [ $\mu$ T]	283		663	221		411
<i>pClusterDriftDamping</i> [ $\mu$ T]	0			0		
<i>pDecodingCorrection</i> [ $\mu$ T]	64			32		
<i>pDelayCompensation[A]</i> [ $\mu$ T]	16	10		8	5	
<i>pdListenTimeout</i> [ $\mu$ T]	400 242		1 200 722	200 122		600 362
<i>pKeySlotID</i>	3			3		
<i>pKeySlotUsedForStartup</i>	false			false		
<i>pKeySlotUsedForSync</i>	false			false		
<i>pMacroInitialOffset[A]</i> [MT]	4			4		
<i>pMacroInitialOffset[B]</i> [MT]	4			4		
<i>pMicroInitialOffset[A]</i> [ $\mu$ T]	0	6	166	0	3	83
<i>pMicroInitialOffset[B]</i> [ $\mu$ T]	6		166	3		83
<i>pMicroPerCycle</i> [ $\mu$ T]	200 000		600 000	100 000		300 000
<i>pOffsetCorrectionOut</i> [ $\mu$ T]	154		400	117		350
<i>pOffsetCorrectionStart</i> [MT]	2 491			2 491		
<i>pRateCorrectionOut</i> [ $\mu$ T]	121		361	61		181

**Table 99 — Modification to basic configuration 3 for protocol operation related configuration data – pMicroInitialOffset[A]**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	72		
<i>gdMinislot</i> [MT]	8	7	
<i>gdTSSTransmitter</i> [gdBit]	4		
<i>gMacroPerCycle</i> [MT]	2 500		
<i>gNumberOfStaticSlots</i>	25		
<i>gPayloadLengthStatic</i> [two-byte word]	0		
<i>gdCycle</i> [μs]	5 000		15 000
<i>gdMacrotick</i> [μs]	2		6
<i>gdNIT</i> [MT]	40	11	
<i>pdAcceptedStartupRange</i> [μT]	288	224	334
<i>pClusterDriftDamping</i> [μT]	0		
<i>pDecodingCorrection</i> [μT]	48		
<i>pDelayCompensation[A]</i> [μT]	32	10	
<i>pdListenTimeout</i> [μT]	200 122		600 362
<i>pKeySlotID</i>	3		
<i>pKeySlotUsedForStartup</i>	false		
<i>pKeySlotUsedForSync</i>	false		
<i>pMacroInitialOffset[A]</i> [MT]	5		4
<i>pMacroInitialOffset[B]</i> [MT]	5		4
<i>pMicroInitialOffset[A]</i> [μT]	0	22	62
<i>pMicroInitialOffset[B]</i> [μT]	22		62
<i>pMicroPerCycle</i> [μT]	100 000		300 000
<i>pOffsetCorrectionOut</i> [μT]	150	118	
<i>pOffsetCorrectionStart</i> [MT]	2 492		
<i>pRateCorrectionOut</i> [μT]	61		181

The IUT is an integrating node configured to send a static frame in slot 3 on channel A. In case of SC applicability the IUT shall set *pChannels* to A only.

— Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the  $POC:integration listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu T$  after the CHI command RUN.

— Test execution

- 1) The LT begins to simulate startup frames in slots 1 and 2 of cycles 0 to 6 on channel A  $0,5 * gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) In cycle 4, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$  and that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 3) In cycle 6, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$  and that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 4) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the  $POC:normal active$  state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 5) In cycle 6, it is verified (LT) that the interval between the IUT's frame in slot 3 and the LT's frame in slot 2 is for

$$(II) \quad gdStaticSlot * gdMacrotick / pdMicrotick + \xi + \xi_{IUT} \mu T$$

$$(I) \text{ and } (III) \quad gdStaticSlot * gdMacrotick / pdMicrotick - (pDelayCompensation[A] - 10 / pSamplesPerMicrotick) + \xi + \xi_{IUT} \mu T$$

Figure 25 depicts the  $pMicroInitialOffset[A]$ .




Figure 25 —  $pMicroInitialOffset[A]$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs appropriate offset and rate correction and sends its frame with the correct offset from the LT's frame.

**7.3.2.8 pMicroInitialOffset[B]**

— **Test purpose**

Verify correct interpretation of the parameter *pMicroInitialOffset[B]* and correct initialization of the clock synchronisation.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 100, Table 101 and Table 102.

**Table 100 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pMicroInitialOffset[B]**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	97		95	97		
<i>gdMinislot</i> [MT]	9			9		
<i>gdTSSTransmitter</i> [gdBit]	11		10	11		
<i>gMacroPerCycle</i> [MT]	2 655			5 000		
<i>gNumberOfStaticSlots</i>	18			85		
<i>gPayloadLengthStatic</i> [two-byte word]	0			0		
<i>gdCycle</i> [ $\mu$ s]	2 655		15 930	5 000		15 000
<i>gdMacrotick</i> [ $\mu$ s]	1		6	1		3
<i>gdNIT</i> [MT]	14			14		
<i>pdAcceptedStartupRange</i> [ $\mu$ T]	281			403		1 108
<i>pClusterDriftDamping</i> [ $\mu$ T]	0			0		
<i>pDecodingCorrection</i> [ $\mu$ T]	52		48	104		
<i>pDelayCompensation</i> [B] [ $\mu$ T]	28	5		56	10	137
<i>pdListenTimeout</i> [ $\mu$ T]	212 528		1 275 166	800 482		2 401 442
<i>pKeySlotID</i>	3			3		
<i>pKeySlotUsedForStartup</i>	false			false		
<i>pKeySlotUsedForSync</i>	false			false		
<i>pMacroInitialOffset</i> [A] [MT]	6		5	6		5
<i>pMacroInitialOffset</i> [B] [MT]	6		5	6		
<i>pMicroInitialOffset</i> [A] [ $\mu$ T]	23		187	46		126
<i>pMicroInitialOffset</i> [B] [ $\mu$ T]	0	23	187	0	46	239
<i>pMicroPerCycle</i> [ $\mu$ T]	106 200		637 200	400 000		1 200 000
<i>pOffsetCorrectionOut</i> [ $\mu$ T]	153		400	226		800
<i>pOffsetCorrectionStart</i> [MT]	2 647			4 990		
<i>pRateCorrectionOut</i> [ $\mu$ T]	64		383	241		721

**Table 101 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pMicroInitialOffset[B]**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	80			80		
<i>gdMinislot</i> [MT]	7			7		
<i>gdTSSTransmitter</i> [gdBit]	6			6		
<i>gMacroPerCycle</i> [MT]	2 500			2 500		
<i>gNumberOfStaticSlots</i>	45			45		
<i>gPayloadLengthStatic</i> [two-byte word]	0			0		
<i>gdCycle</i> [ $\mu$ s]	5 000		15 000	5 000		15 000
<i>gdMacrotick</i> [ $\mu$ s]	2		6	2		6
<i>gdNIT</i> [MT]	12			12		
<i>pdAcceptedStartupRange</i> [ $\mu$ T]	283		663	221		411
<i>pClusterDriftDamping</i> [ $\mu$ T]	0			0		
<i>pDecodingCorrection</i> [ $\mu$ T]	64			32		
<i>pDelayCompensation</i> [B] [ $\mu$ T]	16	10		8	5	
<i>pdListenTimeout</i> [ $\mu$ T]	400 242		1 200 722	200 122		600 362
<i>pKeySlotID</i>	3			3		
<i>pKeySlotUsedForStartup</i>	false			false		
<i>pKeySlotUsedForSync</i>	false			false		
<i>pMacroInitialOffset</i> [A] [MT]	4			4		
<i>pMacroInitialOffset</i> [B] [MT]	4			4		
<i>pMicroInitialOffset</i> [A] [ $\mu$ T]	6		166	3		83
<i>pMicroInitialOffset</i> [B] [ $\mu$ T]	0	6	166	0	3	83
<i>pMicroPerCycle</i> [ $\mu$ T]	200 000		600 000	100 000		300 000
<i>pOffsetCorrectionOut</i> [ $\mu$ T]	154		400	117		350
<i>pOffsetCorrectionStart</i> [MT]	2 491			2 491		
<i>pRateCorrectionOut</i> [ $\mu$ T]	121		361	61		181



**Table 102 — Modification to basic configuration 3 for protocol operation related configuration data – pMicroInitialOffset[B]**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	72		
<i>gdMinislot</i> [MT]	8	7	
<i>gdTSSTransmitter</i> [gdBit]	4		
<i>gMacroPerCycle</i> [MT]	2 500		
<i>gNumberOfStaticSlots</i>	25		
<i>gPayloadLengthStatic</i> [two-byte word]	0		
<i>gdCycle</i> [ $\mu$ s]	5 000		15 000
<i>gdMacrotick</i> [ $\mu$ s]	2		6
<i>gdNIT</i> [MT]	40	11	
<i>pdAcceptedStartupRange</i> [ $\mu$ T]	288	224	334
<i>pClusterDriftDamping</i> [ $\mu$ T]	0		
<i>pDecodingCorrection</i> [ $\mu$ T]	48		
<i>pDelayCompensation[B]</i> [ $\mu$ T]	32	10	
<i>pdListenTimeout</i> [ $\mu$ T]	200 122		600 362
<i>pKeySlotID</i>	3		
<i>pKeySlotUsedForStartup</i>	false		
<i>pKeySlotUsedForSync</i>	false		
<i>pMacroInitialOffset[A]</i> [MT]	5		4
<i>pMacroInitialOffset[B]</i> [MT]	5		4
<i>pMicroInitialOffset[A]</i> [ $\mu$ T]	22		62
<i>pMicroInitialOffset[B]</i> [ $\mu$ T]	0	22	62
<i>pMicroPerCycle</i> [ $\mu$ T]	100 000		300 000
<i>pOffsetCorrectionOut</i> [ $\mu$ T]	150	118	
<i>pOffsetCorrectionStart</i> [MT]	2 492		
<i>pRateCorrectionOut</i> [ $\mu$ T]	61		181

The IUT is an integrating node and is configured to send a static frame in slot 3 on channel B. In case of SC applicability the IUT shall set *pChannels* to B only.

— Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the  $POC:integration\ listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu T$  after the CHI command RUN.

— Test execution

- 1) The LT begins to simulate startup frames in slots 1 and 2 of cycles 0 to 6 on channel B  $0,5 * gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) In cycle 4, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$  and that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 3) In cycle 6, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$  and that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 4) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the  $POC:normal\ active$  state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 5) In cycle 6, it is verified (LT) that the interval between the IUT's frame in slot 3 and the LT's frame in slot 2 is for

$$(II) \quad gdStaticSlot * gdMacrotick / pdMicrotick + \xi + \xi_{IUT} \mu T$$

$$(I) \text{ and } (III) \quad gdStaticSlot * gdMacrotick / pdMicrotick - (pDelayCompensation[B] - 10 / pSamplesPerMicrotick) + \xi + \xi_{IUT} \mu T$$

Figure 26 depicts the  $pMicroInitialOffset[B]$ .




Figure 26 —  $pMicroInitialOffset[B]$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs appropriate offset and rate correction and sends its frame with the correct offset from the LT's frame.

**7.3.2.9 pdAcceptedStartupRange**

— **Test purpose**

Verify the correct handling of the parameter *pdAcceptedStartupRange*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 103, Table 104 and Table 105. The test has to be performed repeatedly for each of the  $\Delta$ 's specified below.

**Table 103 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pdAcceptedStartupRange**

Parameter	Modification to Basic Configurations			
	1a		1b	
	I	II	I	II
<i>gdActionPointOffset [MT]</i>	4	63	4	63
<i>gdStaticSlot [MT]</i>	35	160	35	160
<i>gdSymbolWindow [MT]</i>	40	0	40	0
<i>gMacroPerCycle [MT]</i>	5 000	16 000	5 000	16 000
<i>gNumberOfStaticSlots</i>	85		85	
<i>gPayloadLengthStatic [two-byte word]</i>	0		0	
<i>gClockDeviationMax</i>	0,0003	0,0015	0,0003	0,0015
<i>gdCycle [<math>\mu</math>s]</i>	5 000	16 000	5 000	16 000
<i>gdNIT [MT]</i>	14	370	14	370
<i>pdAcceptedStartupRange [<math>\mu</math>T]</i>	79	1 608	79	1 329
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2	0	2
<i>pdListenTimeout [<math>\mu</math>T]</i>	400 242	1 283 846	800 482	2 567 692
<i>pKeySlotID</i>	3		3	
<i>pKeySlotUsedForStartup</i>	false		false	
<i>pKeySlotUsedForSync</i>	false		false	
<i>pMacroInitialOffset[A,B] [MT]</i>	6	65	6	65
<i>pMicroPerCycle [<math>\mu</math>T]</i>	200 000	640 000	4 00000	1 280 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	153	2 523	226	2 523
<i>pOffsetCorrectionStart [MT]</i>	4 990	15 800	4 990	15 800
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	121	1 923	241	3 846

**Table 104 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pdAcceptedStartupRange**

Parameter	Modification to Basic Configurations			
	2a		2b	
	I	II	I	II
<i>gdActionPointOffset [MT]</i>	3	63	3	63
<i>gdStaticSlot [MT]</i>	33	150	33	150
<i>gdSymbolWindow [MT]</i>	23	0	23	0
<i>gMacroPerCycle [MT]</i>	2 500	8 000	2 500	8 000
<i>gNumberOfStaticSlots</i>	45		45	
<i>gPayloadLengthStatic [two-byte word]</i>	0		0	
<i>gClockDeviationMax</i>	0,0003	0,0015	0,0003	0,0015
<i>gdCycle [μs]</i>	5 000	16 000	5 000	16 000
<i>gdNIT [MT]</i>	12	210	12	210
<i>pdAcceptedStartupRange [μT]</i>	80	814	79	1 093
<i>pClusterDriftDamping [μT]</i>	0		0	2
<i>pdListenTimeout [μT]</i>	400 242	1 283 846	200 122	641 924
<i>pKeySlotID</i>	3		3	
<i>pKeySlotUsedForStartup</i>	false		false	
<i>pKeySlotUsedForSync</i>	false		false	
<i>pMacroInitialOffset[A,B] [MT]</i>	4	64	4	64
<i>pMicroPerCycle [μT]</i>	200 000	640 000	100 000	320 000
<i>pOffsetCorrectionOut [μT]</i>	163	2 523	117	962
<i>pOffsetCorrectionStart [MT]</i>	2 491	7 950	2 491	7 950
<i>pRateCorrectionOut [μT]</i>	121	1 923	61	962

**Table 105 — Modification to basic configuration 3 for protocol operation related configuration data – pdAcceptedStartupRange**

Parameter	Modification to Basic Configuration 3	
	I	II
<i>gdActionPointOffset [MT]</i>	3	63
<i>gdStaticSlot [MT]</i>	58	150
<i>gdSymbolWindow [MT]</i>	24	0
<i>gMacroPerCycle [MT]</i>	2 500	8 000
<i>gNumberOfStaticSlots</i>	25	45
<i>gPayloadLengthStatic [two-byte word]</i>	0	
<i>gClockDeviationMax</i>	0,0003	0,0015
<i>gdCycle [μs]</i>	5 000	16 000
<i>gdNIT [MT]</i>	11	175
<i>pdAcceptedStartupRange [μT]</i>	79	557
<i>pClusterDriftDamping [μT]</i>	0	2
<i>pdListenTimeout [μT]</i>	200 122	641 924
<i>pKeySlotID</i>	3	
<i>pKeySlotUsedForStartup</i>	false	
<i>pKeySlotUsedForSync</i>	false	
<i>pMacroInitialOffset[A,B] [MT]</i>	5	65
<i>pMicroPerCycle [μT]</i>	100 000	320 000
<i>pOffsetCorrectionOut [μT]</i>	118	962
<i>pOffsetCorrectionStart [MT]</i>	2 492	7 950
<i>pRateCorrectionOut [μT]</i>	61	962

Table 106 defines the deviation for all variants.

**Table 106 — Deviation for all variants**

Variant	Deviation
	$\Delta t$ [μT]
(a)	$pdAcceptedStartupRange - 2$
(b)	$-(pdAcceptedStartupRange - 2)$
(c)	$pdAcceptedStartupRange + 1 + 2$
(d)	$-(pdAcceptedStartupRange + 1 + 2)$

The IUT is an integrating node and is configured to send a static frame in slot 3.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the  $POC:integration listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu T$  after the CHI command RUN.

— **Test execution**

- 1) The LT begins to simulate startup frames in slots 1 and 2 of cycles 0 and 1  $0,5 * gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) The LT shifts its startup frames by  $\Delta t$  in cycle 2 and by  $\Delta t / 2$  in cycle 3. After cycle 3 the LT does not shift its startup frames any more.
- 3) It is verified (UT) that the IUT is
  - (a, b) in the  $POC:integration consistency check$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ ) in cycle 3, 500  $\mu T$  after cycle start end before cycle end, and
  - (c, d) in the  $POC:integration listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) in cycle 3, 500  $\mu T$  after cycle start and before cycle end, and in the  $POC:initialize schedule$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ) in the NIT of cycle 4.
- 4) (a, b) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the  $POC:normal active$  state ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 27 depicts the  $pdAcceptedStartupRange$  – variants (a) and (b).




Figure 27 —  $pdAcceptedStartupRange$  – variants (a) and (b)

Figure 28 depicts the *pdAcceptedStartupRange* – variants (c) and (d).




Figure 28 — *pdAcceptedStartupRange* – variants (c) and (d)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT shows the appropriate startup behaviour according to the value of the parameter *pdAcceptedStartupRange*.

**7.3.2.10 pChannels**

— **Test purpose**

Verify correct behaviour of the IUT according to the parameter *pChannels*. The IUT shall transmit frames and symbols only on the channel(s) enabled via *pChannels*.

— **Applicability**

SC, DC.

Modification III is only applicable for dual channel test execution.

— **Configuration**

All basic configurations using the modifications as listed in Table 107..

Table 107 — Modification to basic configurations for protocol operation related configuration data – *pChannels*

Parameter	Modification		
	I	II	III
<i>pChannels</i>	A	B	A & B

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

The IUT is configured to send additional frames in slot 3 and in slot *ndyn* on all available channel(s).



— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In the static segment of cycle 7, the UT requests manual (one-shot) MTS transmission on all available channel(s).
- 2) In cycle 7, it is verified (LT) that the IUT transmits its frames and the MTS only on channel(s) *pChannels*. The frame contents of the frames in slots 3 and  $n_{dyn}$  are: The frame ID is set to 3 (for the frame in slot 3) and  $n_{dyn}$  (for the frame in slot  $n_{dyn}$ ), the cycle count to 7, the payload length to *gPayloadLengthStatic* (for the frame in slot 3) and 1 (for the frame in slot  $n_{dyn}$ ), the null frame indicator is set to '1', the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0' and the payload is set to the default payload. The frame CRC is correct and complies to the channel on which the respective frame is transmitted by the IUT.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames and the MTS on channel(s) *pChannels* correctly.

**7.3.2.11 pWakeupChannel**

— **Test purpose**

Verify channel assignment according to *pWakeupChannel*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 108.

**Table 108 — Modification to basic configurations for protocol operation related configuration data – pWakeupChannel**

Parameter	Modification	
	I	II
<i>pWakeupChannel</i>	A	B

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).

— **Test execution**

- 1) The UT issues the CHI command WAKEUP.
- 2) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) 2 500  $\mu$ T after the CHI command WAKEUP.
- 3) It is verified (LT) that the IUT transmits a WUP as configured on channel  $pWakeupChannel$   $pdListenTimeout \pm 0,05 * pdListenTimeout$   $\mu$ T after the CHI command WAKEUP.
- 4) It is verified (UT) that the IUT is in state  $POC:ready$  ( $vPOC!State = READY$ ) and that the wakeup status  $vPOC!WakeupStatus = TRANSMITTED 2 * pdListenTimeout \pm 0,05 * pdListenTimeout$   $\mu$ T after the CHI command WAKEUP.

— **Postamble**

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits a WUP as configured ( $pWakeupPattern$  wakeup symbols each consisting of a low phase of length  $gdWakeupTxActive$  followed by an idle phase of length  $gdWakeupTxIdle$ ) on channel  $pWakeupChannel$ .

**7.3.2.12 pKeySlotOnlyEnabled (1)**

— **Test purpose**

Verify correct behaviour of the IUT according to the parameter  $pKeySlotOnlyEnabled = true$ . The IUT shall transmit frames only in the slot  $pKeySlotID$  as long as the key slot only mode is enabled. Verify de-activated MTS transmission while the key slot only mode is enabled ( $pKeySlotOnlyEnabled = true$ ).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 109.

**Table 109 — Modification to basic configurations for protocol operation related configuration data – pKeySlotOnlyEnabled (1)**

Parameter	Modification
$pKeySlotOnlyEnabled$	true

The IUT is configured as coldstart node sending startup frames in slot 1 and transmitting static frames in slot 3.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.

— Test execution

- 1) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State = READY*).
- 2) The UT clears the *vColdstartInhibit* flag with the CHI command *ALLOW\_COLDSTART*.
- 3) The UT requests the IUT to send an MTS in cycle 6 on the available channel(s).
- 4) It is verified (UT) that *pKeySlotOnlyEnabled = true* and *vPOC!SlotMode = KEYSLOT*.
- 5) The UT initiates the startup procedure with the CHI command *RUN* (*vPOC!State = STARTUP*).
- 6) The IUT is the leading coldstart node and transmits startup frames in slot 1.
- 7) The LT simulates the following coldstart node. The LT simulates startup frames in slot 2 of cycle 4 to 10.
- 8) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is synchronized (*vPOC!State = NORMAL\_ACTIVE*).
- 9) In the symbol window of cycle 6, it is verified (LT), that the IUT does not transmit an MTS.
- 10) It is verified (LT) that the IUT does not transmit a static frame in slot 3 of cycles 0 to 7.
- 11) In slot 1 of cycle 7, the UT disables key slot only mode via CHI command *ALL\_SLOTS*.
- 12) It is verified (UT) that *vPOC!SlotMode = ALL\_PENDING* 2 500  $\mu$ T after the CHI command *ALL\_SLOTS* within cycle 7.
- 13) In cycle 8, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that *vPOC!SlotMode = ALL*.
- 14) In cycle 8, it is verified (LT) that the IUT transmits its startup frame in slot 1 and the static frame in slot 3 on the available channel(s) correctly, i.e. the frame ID is set to 1, the cycle count to 8, the payload length to *gPayloadLengthStatic*, the payload to the default payload, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1' and the payload preamble indicator is set to '0' in slot 1 and the frame ID is set to 3, the cycle count to 8, the payload length to *gPayloadLengthStatic*, the payload to the default payload, the null frame indicator is set to '1', the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0' in slot 3.
- 15) In cycle 9, the UT tries to change the value of *pKeySlotOnlyEnabled* by setting *pKeySlotOnlyEnabled = false*.
- 16) In cycle 10, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that *pKeySlotOnlyEnabled = true*. It is also verified (LT) that the IUT transmits its startup frame in slot 1 and the static frame in slot 3 on the available channel(s) correctly

Figure 29 depicts the *pKeySlotOnlyEnabled* (1).




Figure 29 — *pKeySlotOnlyEnabled* (1)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The slot mode can be altered as specified. The IUT transmits frames only in the slot *pKeySlotID* as long as the key slot only mode is enabled. The IUT does not transmit an MTS while the key slot only mode is enabled.

**7.3.2.13 pKeySlotOnlyEnabled (2)**

— **Test purpose**

Verify correct behaviour of the IUT according to *pKeySlotOnlyEnabled* = false. The IUT shall transmit frames in all slots assigned to the IUT after successful startup.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

The IUT is configured as coldstart node sending startup frames in slot 1 and static frames in slot 3.


— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.

— **Test execution**

- 1) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 2) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 3) After 2 500  $\mu$ T it is verified (UT) that *pKeySlotOnlyEnabled = false* and *vPOC!SlotMode = ALL*.
- 4) The UT initiates the startup procedure with the CHI command RUN (*vPOC!State = STARTUP*).
- 5) The IUT is the leading coldstart node and transmits startup frames in slot 1.
- 6) The LT simulates the following coldstart node. The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 7) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is synchronized (*vPOC!State = NORMAL\_ACTIVE*).
- 8) In cycle 6, it is verified (LT) that the IUT transmits its static frame in slot 3 of cycle 6 on the available channel(s) correctly, i.e. the frame ID is set to 3, the cycle count to 6, the payload length to *gPayloadLengthStatic*, the payload to the default payload, the null frame indicator is set to '1', the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0'.

Figure 30 depicts the *pKeySlotOnlyEnabled (2)*.



**Figure 30 — pKeySlotOnlyEnabled (2)**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits frames in all slots assigned to the IUT after successful startup.

**7.3.2.14 pKeySlotID**

— **Test purpose**

Verify correct behaviour of the IUT according to the parameter *pKeySlotID*. The IUT shall transmit its startup frame in slot *pKeySlotID*.

— **Applicability**

SC, DC.

— Configuration

All basic configurations using the modifications as listed in Table 110, Table 111 and Table 112.

**Table 110 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pKeySlotID**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1			1		
<i>gdStaticSlot [MT]</i>	15			15		
<i>gdSymbolWindow [MT]</i>	40			40		
<i>gdSymbolWindowActionPointOffset [MT]</i>	1			1		
<i>gMacroPerCycle [MT]</i>	15 400			15 400		
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	1 023			1 023		
<i>gPayloadLengthStatic [two-byte word]</i>	1			1		
<i>gdCycle [<math>\mu</math>s]</i>	15 400			15 400		
<i>gdNIT [MT]</i>	15			15		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	1 232 740			2 465 480		
<i>pKeySlotID</i>	1	512	1 023	1	512	1 023
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3			3		
<i>pMicroPerCycle [<math>\mu</math>T]</i>	616 000			1 232 000		
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45			45		
<i>pOffsetCorrectionStart [MT]</i>	15 397			15 397		
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	370			740		

**Table 111 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pKeySlotID**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1			1		
<i>gdStaticSlot [MT]</i>	14			15		
<i>gdSymbolWindow [MT]</i>	0			23		
<i>gdSymbolWindowActionPointOffset [MT]</i>	1			1		
<i>gMacroPerCycle [MT]</i>	8 000			8 000		
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	570			530		
<i>gPayloadLengthStatic [two-byte word]</i>	1			1		
<i>gdCycle [<math>\mu</math>s]</i>	16 000			16 000		
<i>gdNIT [MT]</i>	20			27		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	1 280 770			640 386		
<i>pKeySlotID</i>	1	256	570	1	256	530
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2			2		
<i>pMicroPerCycle [<math>\mu</math>T]</i>	640 000			320 000		
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45			45		
<i>pOffsetCorrectionStart [MT]</i>	7 998			7 997		
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	385			193		

Table 112 — Modification to basic configuration 3 for protocol operation related configuration data – *pKeySlotID*

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdActionPointOffset</i> [MT]	1		
<i>gdStaticSlot</i> [MT]	26		
<i>gdSymbolWindow</i> [MT]	24		
<i>gdSymbolWindowActionPointOffset</i> [MT]	1		
<i>gMacroPerCycle</i> [MT]	8 000		
<i>gNumberOfMinislots</i>	0		
<i>gNumberOfStaticSlots</i>	306		
<i>gPayloadLengthStatic</i> [two-byte word]	1		
<i>gdCycle</i> [ $\mu$ s]	16 000		
<i>gdNIT</i> [MT]	20		
<i>pClusterDriftDamping</i> [ $\mu$ T]	0		
<i>pdListenTimeout</i> [ $\mu$ T]	640 386		
<i>pKeySlotID</i>	1	127	306
<i>pLatestTx</i> [Minislot]	0		
<i>pMacroInitialOffset</i> [A,B] [MT]	3		
<i>pMicroPerCycle</i> [ $\mu$ T]	320 000		
<i>pOffsetCorrectionOut</i> [ $\mu$ T]	45		
<i>pOffsetCorrectionStart</i> [MT]	7 995		
<i>pRateCorrectionOut</i> [ $\mu$ T]	193		

— **Preamble (setup state)**

Preamble II.

— **Test execution**

$t_{AW} \in [0, 500] \mu$ T

- 1) In cycle 7, it is verified (LT) that the IUT transmits its frame in slot *pKeySlotID* on the available channel(s) correctly, i.e. the frame ID is set to *pKeySlotID*, the cycle count to 7, the payload length to 1, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1', the payload preamble indicator is set to '0' and the payload is set to the default payload.
- 2) In cycle 7, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacroTICK / pdMicroTICK \mu$ T, it is verified (UT) that the received or transmitted sync frames list(s) for the odd cycle on the available channel(s) contain(s) the IUT's startup frame ID.



- 3) In cycle 8, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacroTICK / pdMicroTICK \mu T$ , it is verified (UT) that the received or transmitted sync frames list(s) for the even cycle on the available channel(s) contain(s) the IUT's startup frame ID.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its startup frame in the configured slot *pKeySlotID*.

**7.3.2.15 pKeySlotUsedForSync**

— **Test purpose**

Verify correct behaviour of the IUT according to *pKeySlotUsedForSync*. The IUT shall transmit its frame in slot *pKeySlotID* with the sync frame indicator set to '1' or '0' depending on whether the parameter *pKeySlotUsedForSync* is set to true or false.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 113.

**Table 113 — Modification to basic configurations for protocol operation related configuration data – pKeySlotUsedForSync**

Parameter	Modification		
	I	II	III
<i>pKeySlotUsedForStartup</i>	true	false	false
<i>pKeySlotUsedForSync</i>	true	true	false
<i>pKeySlotID</i>	1		

— **Preamble (setup state)**

Preamble II for Modification I.

Preamble III for Modification II and Modification III.

Step 4 of Preamble III is replaced by the UT, which configures the IUT to transmit a sync frame in slot 1.

— **Test execution**

It is verified (LT) that the IUT transmits its frame in slot *pKeySlotID* with

- (I) the sync frame indicator set to '1' in cycle 7,
- (II) the sync frame indicator set to '1' in cycle 9 and
- (III) the sync frame indicator set to '0' in cycle 9.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frame in slot *pKeySlotID* with the sync frame indicator set to '1' if *pKeySlotUsedForSync* = true and to '0' if *pKeySlotUsedForSync* = false.

**7.3.2.16 pKeySlotUsedForStartup**

— **Test purpose**

Verify correct behaviour of the IUT according to *pKeySlotUsedForStartup*. The IUT shall transmit its frame in slot *pKeySlotID* with the startup frame indicator set to '1' or '0' depending on whether the parameter *pKeySlotUsedForStartup* is set to true or false.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 114.

**Table 114 — Modification to basic configurations for protocol operation related configuration data – pKeySlotUsedForStartup**

Parameter	Modification	
	I	II
<i>pKeySlotUsedForStartup</i>	true	false
<i>pKeySlotUsedForSync</i>	true	
<i>pKeySlotID</i>	2	1

— **Preamble (setup state)**

Preamble I for Modification I.

Preamble III for Modification II.

Step 4 of Preamble III is replaced by the UT, which configures the IUT to transmit a sync frame in slot 1.

— **Test execution**

It is verified (LT) that the IUT transmits its frame in slot *pKeySlotID* with

(I) the startup frame indicator set to '1' in cycle 8 and

(II) the startup frame indicator set to '0' in cycle 9.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frame in slot *pKeySlotID* with the startup frame indicator set to '1' if *pKeySlotUsedForStartup* = true and set to '0' if *pKeySlotUsedForStartup* = false.

**7.3.2.17 pDecodingCorrection**

— **Test purpose**

Verify correct behaviour of the IUT according to the parameter *pDecodingCorrection*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 115, Table 116 and Table 117.

**Table 115 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pDecodingCorrection**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	77	97	105	77	97	105
<i>gdTSSSTransmitter</i> [gdBit]	1 <sup>a</sup>	11	15	1 <sup>a</sup>	11	15
<i>pDecodingCorrection</i> [ $\mu$ T]	12	52	68	24	104	136
<i>pMacroInitialOffset</i> [A,B] [MT]	5	6		5	6	
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	23		7	46		14

<sup>a</sup> *gdTSSSTransmitter* = 1 [gdBit] which is an intentional protocol constraints violation.

**Table 116 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pDecodingCorrection**

Parameter	Modification to Basic Configuration					
	2a			2b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	70	80	84	70	80	84
<i>gdTSSSTransmitter</i> [gdBit]	1 <sup>a</sup>	6	8	1 <sup>a</sup>	6	8
<i>pDecodingCorrection</i> [ $\mu$ T]	24	64	80	12	32	40
<i>pMacroInitialOffset</i> [A,B] [MT]	4		5	4		5
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	46	6	70	23	3	35

<sup>a</sup> *gdTSSSTransmitter* = 1 [gdBit] which is an intentional protocol constraints violation.

**Table 117 — Modification to basic configuration 3 for protocol operation related configuration data – pDecodingCorrection**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	66	72	74
<i>gdTSSTransmitter</i> [gdBit]	1 <sup>a</sup>	4	5
<i>pDecodingCorrection</i> [ $\mu$ T]	24	48	56
<i>pMacroInitialOffset</i> [A,B] [MT]	4	5	
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	6	22	14

<sup>a</sup> *gdTSSTransmitter* = 1 [gdBit] which is an intentional protocol constraints violation.

— **Preamble (setup state)**

Preamble III.

— **Test execution**

In cycle 10, it is verified (LT) that the interval between the LT's frame in slot 2 and the IUT's frame in slot 1 is  $gdStaticSlot * gdMacrotick / pdMicrotick + \xi + \xi_{IUT} \mu T$  on the available channel(s).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The interval between the LT's frame in slot 2 and the IUT's frame in slot 1 is  $gdStaticSlot * gdMacrotick / pdMicrotick + \xi + \xi_{IUT} \mu T$  on the available channel(s).

**7.3.2.18 pDelayCompensation**

— **Test purpose**

Verify correct behaviour of the IUT according to the parameter *pDelayCompensation*[Ch].

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 118, Table 119 and Table 120.

**Table 118 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pDelayCompensation**

Parameter	Modification to Basic Configurations			
	1a		1b	
	I	II	I	II
<i>gdActionPointOffset [MT]</i>	7		7	
<i>gdMinislot [MT]</i>	18		18	
<i>gdMinislotActionPointOffset [MT]</i>	7		7	
<i>gdStaticSlot [MT]</i>	44		44	
<i>gdSymbolWindow [MT]</i>	0		0	
<i>gNumberOfMinislots</i>	67		67	
<i>gdNIT [MT]</i>	54		54	
<i>pdAcceptedStartupRange [<math>\mu</math>T]</i>	669		1 179	
<i>pDelayCompensation[A,B] [<math>\mu</math>T]</i>	5	105	10	211
<i>pLatestTx [Minislot]</i>	0		0	
<i>pMacroInitialOffset[A,B] [MT]</i>	9	11	9	11
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	23	3	46	5
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	388		700	
<i>pOffsetCorrectionStart [MT]</i>	4 980		4 980	

**Table 119 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pDelayCompensation**

Parameter	Modification to Basic Configurations			
	2a		2b	
	I	II	I	II
<i>gdActionPointOffset [MT]</i>	4		5	
<i>gdMinislot [MT]</i>	10		12	
<i>gdMinislotActionPointOffset [MT]</i>	4		5	
<i>gdStaticSlot [MT]</i>	35		37	
<i>gdSymbolWindow [MT]</i>	0		0	
<i>gNumberOfMinislots</i>	87		65	
<i>gdNIT [MT]</i>	55		55	
<i>pdAcceptedStartupRange [<math>\mu</math>T]</i>	679		419	
<i>pDelayCompensation[A,B] [<math>\mu</math>T]</i>	10	111	5	55
<i>pLatestTx [Minislot]</i>	0		0	
<i>pMacroInitialOffset[A,B] [MT]</i>	5	7	6	8
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	6	65	3	33
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	395		255	
<i>pOffsetCorrectionStart [MT]</i>	2 491		2 485	

**Table 120 — Modification to basic configuration 3 for protocol operation related configuration data – pDelayCompensation**

Parameter	Modification to Basic Configuration	
	I	II
<i>gdActionPointOffset</i> [MT]	5	
<i>gdMinislot</i> [MT]	12	
<i>gdMinislotActionPointOffset</i> [MT]	5	
<i>gdStaticSlot</i> [MT]	63	
<i>gdSymbolWindow</i> [MT]	0	
<i>gNumberOfMinislots</i>	75	
<i>gdNIT</i> [MT]	25	
<i>pdAcceptedStartupRange</i> [μT]	429	
<i>pDelayCompensation</i> [A,B] [μT]	10	61
<i>pLatestTx</i> [Minislot]	0	
<i>pMacroInitialOffset</i> [A,B] [MT]	7	8
<i>pMicroInitialOffset</i> [A,B] [μT]	22	11
<i>pOffsetCorrectionOut</i> [μT]	260	
<i>pOffsetCorrectionStart</i> [MT]	2 486	

— **Preamble (setup state)**

Preamble III.

— **Test execution**

In cycle 9 and 10, it is verified (LT) that the interval between the LT's frame in slot 2 and the IUT's frame in slot 1 is  $gdStaticSlot * gdMacroTICK / pdMicroTICK + pDelayCompensation[Ch] - 10 / pSamplesPerMicroTICK + \xi + \xi_{IUT}$  μT on the available channel(s).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT compensate the shifts of the LT's frames according to *pDelayCompensation*[Ch].

**7.3.2.19 pKeySlotOnlyEnabled (3)**

— **Test purpose**

Verify correct behaviour of the IUT according to *pKeySlotOnlyEnabled* = true. The IUT is an integrating node and does not send startup frames nor sync frames.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 121.

**Table 121 — Modification to basic configurations for protocol operation related configuration data – pKeySlotOnlyEnabled (3)**

Parameter	Modification		
	I	II	III
<i>pKeySlotID</i>	0	3	$n_{dyn}^a$
<i>pKeySlotUsedForStartup</i>	false		
<i>pKeySlotUsedForSync</i>	false		
<i>pKeySlotOnlyEnabled</i>	true		

<sup>a</sup> *pKeySlotID* =  $n_{dyn}$  which is an intentional protocol constraints violation.

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

The IUT is configured to transmit frames in slots 1 and  $n_{dyn} + 1$ .

— **Preamble (setup state)**

Preamble III.

Step 12 of Preamble III is replaced by the following statement: "In cycle 8, it is checked (LT) that the IUT does not transmit a static frame in slot 1."

— **Test execution**

- 1) In cycle 9, it is verified (UT) that *pKeySlotOnlyEnabled* = true and *vPOC!SlotMode* = KEYSLOT.
- 2) In cycle 9, it is verified (LT) that the IUT
  - (I, III) does not transmit any frame and
  - (II) solely transmits its null frame in slot 3 correctly, i.e. the frame ID is set to 3, the cycle count to 9, the null frame indicator is set to '0', all payload bytes are 0x00, the sync frame indicator, the startup frame indicator and the payload preamble indicator are set to '0'.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.



— **Pass criteria**

The IUT shall indicate *pKeySlotOnlyEnabled* = true and *vPOC!SlotMode* = *KEYSLOT* and transmit a single frame in the static slot *pKeySlotID* (Modification II), and shall not transmit frames if *pKeySlotID* is 0 or a *SlotID* of the dynamic segment (Modifications I and III).

**7.3.2.20 pdListenTimeout and startup frame reception**

— **Test purpose**

Verify the correct interpretation of the *pdListenTimeout* parameter and the handling of a received startup frame while the IUT is in *POC:coldstart listen* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 122, Table 123 and Table 124.

**Table 122 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pdListenTimeout and startup frame reception**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	4	3		1	2	
<i>gdMinislotActionPointOffset [MT]</i>	4	3		1	2	
<i>gdStaticSlot [MT]</i>	19	17	17	13	15	15
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	84	4 673	16 000	46	4 655	16 000
<i>gNumberOfMinislots</i>	0	512	1 770	0	512	1 772
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gClockDeviationMax</i>	0,0003		0,0015	0,0003		0,0015
<i>gdCycle [<math>\mu</math>s]</i>	84	4 673	16 000	46	4 655	16 000
<i>gdNIT [MT]</i>	46	31	36	20	17	22
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	6 726	374 066	1 283 846	7 366	745 248	2 567 692
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	6	5		3	4	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 360	186 920	640 000	3 680	372 400	1 280 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	153			45	226	
<i>pOffsetCorrectionStart [MT]</i>	76	4 665	15 992	45	4 650	15 990
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3	113	1 923	3	224	3 846

**Table 123 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pdListenTimeout and startup frame reception**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	2		1	2	
<i>gdMinislotActionPointOffset [MT]</i>	1	2		1	2	
<i>gdStaticSlot [MT]</i>	12	14		13	15	
<i>gdSymbolWindow [MT]</i>	0			0		
<i>gMacroPerCycle [MT]</i>	44	3 630	8 000	65	3 649	8 000
<i>gNumberOfMinislots</i>	0	512	1 135	0	512	1 130
<i>gNumberOfStaticSlots</i>	2			2		
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gClockDeviationMax</i>	0,0003		0,0015	0,0004	0,0003	0,0015
<i>gdCycle [<math>\mu</math>s]</i>	88	7 260	16 000	130	7 298	16 000
<i>gdNIT [MT]</i>	20	18	27	39	35	60
<i>pdListenTimeout [<math>\mu</math>T]</i>	7 046	581 150	1 283 846	5 206	292 096	641 924
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2	3		2	3	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	3 520	290 400	640 000	2 600	145 960	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	154		45	100	
<i>pOffsetCorrectionStart [MT]</i>	40	3 625	7 995	60	3 643	7 994
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3	175	1 923	3	88	962

**Table 124 — Modification to basic configuration 3 for protocol operation related configuration data – pdListenTimeout and startup frame reception**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdActionPointOffset [MT]</i>	1	2	
<i>gdMinislotActionPointOffset [MT]</i>	1	2	
<i>gdStaticSlot [MT]</i>	22	24	24
<i>gdSymbolWindow [MT]</i>	0		
<i>gMacroPerCycle [MT]</i>	83	3 667	8 000
<i>gNumberOfMinislots</i>	0	512	1 130
<i>gNumberOfStaticSlots</i>	2		
<i>gPayloadLengthStatic [two-byte word]</i>	0		
<i>gClockDeviationMax</i>	0,0009	0,0003	0,0015
<i>gdCycle [μs]</i>	166	7 334	16 000
<i>gdNIT [MT]</i>	39	35	42
<i>pClusterDriftDamping [μT]</i>	0		
<i>pdListenTimeout [μT]</i>	6 652	293 538	641 924
<i>pLatestTx [Minislot]</i>	0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3	4	
<i>pMicroPerCycle [μT]</i>	3 320	146 680	320 000
<i>pOffsetCorrectionOut [μT]</i>	45	100	
<i>pOffsetCorrectionStart [MT]</i>	80	3 661	7 993
<i>pRateCorrectionOut [μT]</i>	6	89	962

The IUT is configured as coldstart node sending startup frames in slot 1.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.

— **Test execution**

- 1) The LT generates permanent noise (low phase) on the available channel(s) before the UT initiates the IUT's startup procedure.
- 2) The UT initiates the startup procedure with the CHI command RUN.
- 3) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 4) The LT stops noise generation at  $t_0$  (earliest 2 500  $\mu$ T and latest  $pdListenTimeout / 2 - 2\ 500\ \mu$ T after the CHI command RUN) on the available channel(s).
- 5) The LT starts to simulate a startup frame with frame ID set to 2 (null frame indicator, payload preamble indicator and reserved bit are set to '0', sync frame indicator and startup frame indicator are set to '1', the payload length and the cycle count are 0) at  $t_1 = t_0 +$ 
  - (a)  $cChannelIdleDelimiter * gdBit / pdMicrotick\ \mu$ T,
  - (b)  $pdListenTimeout / 2\ \mu$ T and
  - (c)  $pdListenTimeout - 1 + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick\ \mu$ T.
- 6) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE_SCHEDULE$ ) at  $t_1 + gdStaticSlot * gdMacrotick / pdMicrotick + 500\ \mu$ T.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE_SCHEDULE$ ) after startup frame reception during coldstart listen.

**7.3.2.21 pOffsetCorrectionOut**

— **Test purpose**

Verify the correct handling of the parameter *pOffsetCorrectionOut*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 125, Table 126 and Table 127.

**Table 125 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pOffsetCorrectionOut**

Parameter	Modification to Basic Configurations			
	1a		1b	
	I	II	I	II
<i>gdActionPointOffset [MT]</i>	4	63	4	63
<i>gdStaticSlot [MT]</i>	150		150	
<i>gdSymbolWindow [MT]</i>	0		0	
<i>gMacroPerCycle [MT]</i>	680	720	680	750
<i>gNumberOfMinislots</i>	0		0	
<i>gNumberOfStaticSlots</i>	4		4	
<i>gPayloadLengthStatic [two-byte word]</i>	0		0	
<i>gdCycle [μs]</i>	680	4 320	680	2 250
<i>gdMacrotick [μs]</i>	1	6	1	3
<i>gdNIT [MT]</i>	80	120	80	150
<i>gExternOffsetCorrection [μs]</i>	0,35	0,35	0,175	0,175
<i>pAllowHaltDueToClock</i>	false		false	
<i>pdAcceptedStartupRange [μT]</i>	281	294	403	416
<i>pClusterDriftDamping [μT]</i>	0	2	0	2
<i>pdListenTimeout [μT]</i>	54 434	345 808	108 866	360 218
<i>pLatestTx [Minislot]</i>	0		0	
<i>pMacroInitialOffset[A,B] [MT]</i>	6	64	6	64
<i>pMicroInitialOffset[A,B] [μT]</i>	23	183	46	126
<i>pMicroPerCycle [μT]</i>	27 200	172 800	54 400	180 000
<i>pOffsetCorrectionOut [μT]</i>	15	15 077	15	15 008
<i>pOffsetCorrectionStart [MT]</i>	670	640	620	670
<i>pRateCorrectionOut [μT]</i>	17	104	33	109
<i>pExternOffsetCorrection [μT]</i>	14			

**Table 126 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pOffsetCorrectionOut**

Parameter	Modification to Basic Configurations			
	2a		2b	
	I	II	I	II
<i>gdActionPointOffset [MT]</i>	3	63	3	63
<i>gdStaticSlot [MT]</i>	150		150	
<i>gdSymbolWindow [MT]</i>	0		0	
<i>gMacroPerCycle [MT]</i>	680	720	680	720
<i>gNumberOfMinislots</i>	0		0	
<i>gNumberOfStaticSlots</i>	4		4	
<i>gPayloadLengthStatic [two-byte word]</i>	0		0	
<i>gdCycle [<math>\mu</math>s]</i>	1 360	4 320	1 360	4 320
<i>gdMacrotick [<math>\mu</math>s]</i>	2	6	2	6
<i>gdNIT [MT]</i>	80	120	80	120
<i>gExternOffsetCorrection [<math>\mu</math>s]</i>	0,35	0,35	0,35	0,35
<i>pAllowHaltDueToClock</i>	false		false	
<i>pdAcceptedStartupRange [<math>\mu</math>T]</i>	283	297	221	228
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	2	0	2
<i>pdListenTimeout [<math>\mu</math>T]</i>	108 866	345 808	54 434	172 904
<i>pLatestTx [Minislot]</i>	0		0	
<i>pMacroInitialOffset[A,B] [MT]</i>	4	64	4	64
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	6	166	3	83
<i>pMicroPerCycle [<math>\mu</math>T]</i>	54 400	172 800	27 200	86 400
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	15	15 080	15	7 504
<i>pOffsetCorrectionStart [MT]</i>	650	640	650	640
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	33	104	17	61
<i>pExternOffsetCorrection [<math>\mu</math>T]</i>	14		7	

**Table 127 — Modification to basic configuration 3 for protocol operation related configuration data – pOffsetCorrectionOut**

Parameter	Modification to Basic Configuration	
	3	
	I	II
<i>gdActionPointOffset [MT]</i>	3	63
<i>gdStaticSlot [MT]</i>	150	
<i>gdSymbolWindow [MT]</i>	0	
<i>gMacroPerCycle [MT]</i>	680	720
<i>gNumberOfMinislots</i>	0	
<i>gNumberOfStaticSlots</i>	4	
<i>gPayloadLengthStatic [two-byte word]</i>	0	
<i>gdCycle [μs]</i>	1 360	4 320
<i>gdMacrotick [μs]</i>	2	6
<i>gdNIT [MT]</i>	80	120
<i>gExternOffsetCorrection [μs]</i>	0,35	0,35
<i>pAllowHaltDueToClock</i>	false	
<i>pdAcceptedStartupRange [μT]</i>	224	230
<i>pClusterDriftDamping [μT]</i>	0	2
<i>pdListenTimeout [μT]</i>	54 434	172 904
<i>pLatestTx [Minislot]</i>	0	
<i>pMacroInitialOffset[A,B] [MT]</i>	5	64
<i>pMicroInitialOffset[A,B] [μT]</i>	22	62
<i>pMicroPerCycle [μT]</i>	27 200	86 400
<i>pOffsetCorrectionOut [μT]</i>	15	7 450
<i>pOffsetCorrectionStart [MT]</i>	650	620
<i>pRateCorrectionOut [μT]</i>	17	52
<i>pExternOffsetCorrection [μT]</i>	7	



Table 128 defines the deviation for all variants.

**Table 128 — Deviation for all variants**

Variant	Deviation	
	$\Delta t$ [ $\mu\text{T}$ ]	<i>vExternOffsetControl</i>
(a)	$pOffsetCorrectionOut - 10 \mu\text{T}$	0
(b)	$pOffsetCorrectionOut - 10 \mu\text{T}$	1
(c)	$pOffsetCorrectionOut + 10 \mu\text{T}$	0
(d)	$pOffsetCorrectionOut + 10 \mu\text{T}$	-1
(e)	$-(pOffsetCorrectionOut - 10) \mu\text{T}$	0
(f)	$-(pOffsetCorrectionOut - 10) \mu\text{T}$	-1
(g)	$-(pOffsetCorrectionOut + 10) \mu\text{T}$	0
(h)	$-(pOffsetCorrectionOut + 10) \mu\text{T}$	1

— **Preamble (setup state)**

Preamble III.

The LT simulates its startup frame in slot 4 instead of slot 16.

— **Test execution**

- 1) Beginning with cycle 8, the LT shifts the start of cycle 8 and all following cycles by  $\Delta t$ .
- 2) In cycle 9, 500  $\mu\text{T}$  after cycle start and before NIT the UT sets *vExternOffsetControl* as defined in the configuration to apply the external offset correction in the NIT of cycle 9.
- 3) In cycle 9, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of LT this approximates to 500  $\mu\text{T} + |\Delta t|$  and  $|\Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu\text{T}$  and that the IUT is in the

(a, b, e, f) *POC:normal active state* ( $vPOC!State = NORMAL\_ACTIVE$ )

(c, d, g, h) *POC:normal passive state* ( $vPOC!State = NORMAL\_PASSIVE$ )

- 4) It is verified (LT) that the interval between the IUT's frames in cycle 9 and cycle 10 is

(a, e)  $pMicroPerCycle + \Delta t + \xi + \xi_{IUT} \mu\text{T}$

(b)  $pMicroPerCycle + \Delta t + pExternOffsetCorrection + \xi + \xi_{IUT} \mu\text{T}$

(f)  $pMicroPerCycle + \Delta t - pExternOffsetCorrection + \xi + \xi_{IUT} \mu\text{T}$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT shall calculate the offset correction value correctly and shall enter the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*) if the calculated offset exceeds the limit given by parameter *pOffsetCorrectionOut*. When the calculated offset correction value is inside the limit, the IUT shall apply the summation of the calculated offset correction and the external offset correction values.

**7.3.2.22 pRateCorrectionOut**

— **Test purpose**

Verify rate correction limits when external rate correction is applied.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 129, Table 130 and Table 131.

**Table 129 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pRateCorrectionOut**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	4	63	1	4	63
<i>gdStaticSlot [MT]</i>	13	35	150	13	35	150
<i>gdSymbolWindow [MT]</i>	0	40	0	0	40	0
<i>gdSymbolWindowActionPointOffset [MT]</i>	1	4		1	4	
<i>gMacroPerCycle [MT]</i>	300	5 000	16 000	250	5 000	16 000
<i>gNumberOfMinislots</i>	0	219	348	0	219	348
<i>gNumberOfStaticSlots</i>	16	85		16	85	
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gClockDeviationMax</i>	0,0008	0,0003	0,0015	0,00049	0,0003	0,0015
<i>gdCycle [<math>\mu</math>s]</i>	300	5 000	16 000	250	5 000	16 000
<i>gdNIT [MT]</i>	92	14	59	42	14	59
<i>gExternRateCorrection [<math>\mu</math>s]</i>	0,35			0,175		
<i>pAllowHaltDueToClock</i>	false			false		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	24 040	400 242	1 283 846	40 040	800 482	2 567 692
<i>pExternRateCorrection [<math>\mu</math>T]</i>	14			14		
<i>pLatestTx [Minislot]</i>	0	188		0	188	
<i>pMacroInitialOffset[A,B] [MT]</i>	3	6	65	3	6	65
<i>pMicroPerCycle [<math>\mu</math>T]</i>	12 000	200 000	640 000	20 000	400 000	1 280 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	153		45	260	
<i>pOffsetCorrectionStart [MT]</i>	295	4 990	15 992	245	4 990	15 992
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	20	121		20	241	

**Table 130 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pRateCorrectionOut**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1	4	63	1	4	63
<i>gdStaticSlot [MT]</i>	13	33	150	13	33	150
<i>gdSymbolWindow [MT]</i>	0	22	0	0	22	0
<i>gdSymbolWindowActionPointOffset [MT]</i>	1	3		1	3	
<i>gMacroPerCycle [MT]</i>	250	2 500	8 000	265	2 500	8 000
<i>gNumberOfMinislots</i>	0	140	160	0	140	160
<i>gNumberOfStaticSlots</i>	16	45		16	45	
<i>gPayloadLengthStatic [two-byte word]</i>	0			0		
<i>gClockDeviationMax</i>	0,00049	0,0003	0,0015	0,0009	0,0003	0,0015
<i>gdCycle [<math>\mu</math>s]</i>	500	5 000	16 000	530	5 000	16 000
<i>gdNIT [MT]</i>	42	12	70	57	12	70
<i>gExternRateCorrection [<math>\mu</math>s]</i>	0,35			0,35		
<i>pAllowHaltDueToClock</i>	false			false		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	40 040	400 242	1 283 846	21 240	200 122	641 924
<i>pExternRateCorrection [<math>\mu</math>T]</i>	14			14 <sup>a</sup>		
<i>pLatestTx [Minislot]</i>	0	101		0	101	
<i>pMacroInitialOffset[A,B] [MT]</i>	2	5	64	2	5	64
<i>pMicroPerCycle [<math>\mu</math>T]</i>	20 000	200 000	640 000	10 600	100 000	320 000
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	45	163	154	45	117	
<i>pOffsetCorrectionStart [MT]</i>	245	2 491	7 995	260	2 491	7 990
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	20	121		20	61	

<sup>a</sup> *pExternRateCorrection* = 14  $\mu$ T is an intentional protocol constraints violation

**Table 131 — Modification to basic configuration 3 for protocol operation related configuration data – pRateCorrectionOut**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdActionPointOffset [MT]</i>	1	4	63
<i>gdStaticSlot [MT]</i>	22	58	150
<i>gdSymbolWindow [MT]</i>	0	23	0
<i>gdSymbolWindowActionPointOffset [MT]</i>	1	3	
<i>gMacroPerCycle [MT]</i>	400	2 500	8 000
<i>gNumberOfMinislots</i>	0	145	580
<i>gNumberOfStaticSlots</i>	16	25	
<i>gPayloadLengthStatic [two-byte word]</i>	0		
<i>gClockDeviationMax</i>	0,0006	0,0003	0,0015
<i>gdCycle [μs]</i>	800	5 000	16 000
<i>gdNIT [MT]</i>	48	11	130
<i>gExternRateCorrection [μs]</i>	0,35		
<i>pAllowHaltDueToClock</i>	false		
<i>pClusterDriftDamping [μT]</i>	0		
<i>pdListenTimeout [μT]</i>	32 040	200 122	641 924
<i>pExternRateCorrection [μT]</i>	14 <sup>a</sup>		
<i>pLatestTx [Minislot]</i>	0	68	
<i>pMacroInitialOffset[A,B] [MT]</i>	3	6	65
<i>pMicroPerCycle [μT]</i>	16 000	100 000	320 000
<i>pOffsetCorrectionOut [μT]</i>	45	118	
<i>pOffsetCorrectionStart [MT]</i>	395	2 492	7 990
<i>pRateCorrectionOut [μT]</i>	20	61	

<sup>a</sup> *pExternRateCorrection* = 14 μT is an intentional protocol constraints violation

Table 132 defines the deviation for all variants.

**Table 132 — Deviation for all variants**

Variant	Deviation	
	$\Delta t$ [ $\mu\text{T}$ ]	<i>vExternRateControl</i>
(a)	<i>pRateCorrectionOut</i> – 10 $\mu\text{T}$	0
(b)	<i>pRateCorrectionOut</i> – 10 $\mu\text{T}$	1
(c)	<i>pRateCorrectionOut</i> + 10 $\mu\text{T}$	0
(d)	<i>pRateCorrectionOut</i> + 10 $\mu\text{T}$	–1
(e)	– ( <i>pRateCorrectionOut</i> – 10) $\mu\text{T}$	0
(f)	– ( <i>pRateCorrectionOut</i> – 10) $\mu\text{T}$	–1
(g)	– ( <i>pRateCorrectionOut</i> + 10) $\mu\text{T}$	0
(h)	– ( <i>pRateCorrectionOut</i> + 10) $\mu\text{T}$	1

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) At the beginning of cycle 9, the LT shifts its cycle start by  $\Delta t$ , i.e. all following cycles are shifted.
- 2) In cycle 9, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T}$  +  $|\Delta t|$  and  $|\Delta t|$  before NIT) the UT sets *vExternRateControl* as defined in the configuration to apply external rate correction in cycle 10.
- 3) In cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T}$  after cycle start and *pExternalRateCorrectionOut*  $\mu\text{T}$  before NIT), it is verified (UT) that the rate correction value *vInterimRateCorrection* =  $\Delta t + \xi_{\text{IUT}}$   $\mu\text{T}$ .  
It is also verified (UT) that the IUT is

(a, d, e, h) in the *POC:normal active* state (*vPOC!State* = *NORMAL\_ACTIVE*)

(b, c, f, g) in the *POC:normal passive* state (*vPOC!State* = *NORMAL\_PASSIVE*).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT's rate correction does not exceed  $\pm$  *pRateCorrectionOut* although external rate correction is applied.

### 7.3.2.23 *pSecondKeySlotID* and *pTwoKeySlotMode*

— **Test purpose**

Verify correct behaviour of the IUT if *pTwoKeySlotMode* is set to true. The IUT shall transmit its second startup frame in slot *pSecondKeySlotID* and shall set the rate and offset correction values to 0.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 133, Table 134 and Table 135.

**Table 133 — Modification to basic configurations 1a and 1b for protocol operation related configuration data – pSecondKeySlotID and pTwoKeySlotMode**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1			1		
<i>gdStaticSlot [MT]</i>	15			15		
<i>gdSymbolWindow [MT]</i>	40			40		
<i>gdSymbolWindowActionPointOffset [MT]</i>	1			1		
<i>gMacroPerCycle [MT]</i>	15 400			15 400		
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	1 023			1 023		
<i>gPayloadLengthStatic [two-byte word]</i>	1			1		
<i>gdCycle [<math>\mu</math>s]</i>	15 400			15 400		
<i>gdNIT [MT]</i>	15			15		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	1 232 006			2 464 006		
<i>pKeySlotID</i>	2			2		
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	3			3		
<i>pMicroPerCycle [<math>\mu</math>T]</i>	616 000			1 232 000		
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	15			15		
<i>pOffsetCorrectionStart [MT]</i>	15 397			15 397		
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3			3		
<i>pKeySlotOnlyEnabled</i>	true			true		
<i>pSecondKeySlotID</i>	1	512	1 023	1	512	1 023
<i>pTwoKeySlotMode</i>	true			true		



**Table 134 — Modification to basic configurations 2a and 2b for protocol operation related configuration data – pSecondKeySlotID and pTwoKeySlotMode**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	1			1		
<i>gdStaticSlot [MT]</i>	14			15		
<i>gdSymbolWindow [MT]</i>	0			23		
<i>gdSymbolWindowActionPointOffset [MT]</i>	1			1		
<i>gMacroPerCycle [MT]</i>	8 000			8 000		
<i>gNumberOfMinislots</i>	0			0		
<i>gNumberOfStaticSlots</i>	570			530		
<i>gPayloadLengthStatic [two-byte word]</i>	1			1		
<i>gdCycle [<math>\mu</math>s]</i>	16 000			16 000		
<i>gdNIT [MT]</i>	20			27		
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0			0		
<i>pdListenTimeout [<math>\mu</math>T]</i>	1 280 006			640 006		
<i>pKeySlotID</i>	2			2		
<i>pLatestTx [Minislot]</i>	0			0		
<i>pMacroInitialOffset[A,B] [MT]</i>	2			2		
<i>pMicroPerCycle [<math>\mu</math>T]</i>	640 000			320 000		
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	15			15		
<i>pOffsetCorrectionStart [MT]</i>	7 998			7 997		
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	3			3		
<i>pKeySlotOnlyEnabled</i>	true			true		
<i>pSecondKeySlotID</i>	1	256	570	1	256	530
<i>pTwoKeySlotMode</i>	true			true		

**Table 135 — Modification to basic configuration 3 for protocol operation related configuration data – pSecondKeySlotID and pTwoKeySlotMode**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdActionPointOffset</i> [MT]	1		
<i>gdStaticSlot</i> [MT]	26		
<i>gdSymbolWindow</i> [MT]	24		
<i>gdSymbolWindowActionPointOffset</i> [MT]	1		
<i>gMacroPerCycle</i> [MT]	8 000		
<i>gNumberOfMinislots</i>	0		
<i>gNumberOfStaticSlots</i>	306		
<i>gPayloadLengthStatic</i> [two-byte word]	1		
<i>gdCycle</i> [μs]	16 000		
<i>gdNIT</i> [MT]	20		
<i>pClusterDriftDamping</i> [μT]	0		
<i>pdListenTimeout</i> [μT]	640 012		
<i>pKeySlotID</i>	2		
<i>pLatestTx</i> [Minislot]	0		
<i>pMacroInitialOffset[A,B]</i> [MT]	3		
<i>pMicroPerCycle</i> [μT]	320 000		
<i>pOffsetCorrectionOut</i> [μT]	15		
<i>pOffsetCorrectionStart</i> [MT]	7 995		
<i>pRateCorrectionOut</i> [μT]	3		
<i>pKeySlotOnlyEnabled</i>	true		
<i>pSecondKeySlotID</i>	1	127	306
<i>pTwoKeySlotMode</i>	true		

The IUT is configured to transmit frames in slots *pKeySlotID* and *pSecondKeySlotID*.

— **Preamble (setup state)**

- 1) The UT resets the IUT.
- 2) The UT sets the IUT into *POC:config* with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state (*vPOC!State = READY*) with the CHI command CONFIG\_COMPLETE.

- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 6) The UT initiates the startup procedure of the IUT with the CHI command RUN.

— **Test execution**

$t_{AW} \in [0, 500] \mu\text{T}$

- 1) It is verified (LT) that the IUT sends a CAS (low phase of length  $gdTSSTransmitter + cdCAS$ ) starting  $pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick \pm 0,05 * pdListenTimeout$   $\mu\text{T}$  after the CHI command RUN.
- 2) In cycles 0 to 5, it is verified (LT) that the IUT transmits its frames in slot *pKeySlotID* and *pSecondKeySlotID* on the available channel(s) correctly, i.e. the frame ID is set to *pKeySlotID* (first startup frame) and *pSecondKeySlotID* (second startup frame) respectively, the cycle count to the respective cycle number, the payload length to *gPayloadLengthStatic*, the sync frame indicator, the startup frame indicator are set to '1' and the null frame indicator is set to '0', the payload preamble indicator is set to '0' and the payload bytes are all 0x00.
- 3) In cycle 6, within 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT is synchronized (*vPOC!State = NORMAL\_ACTIVE*).
- 4) In cycles 6 and 7, it is verified (LT) that the IUT transmits its frames in slot *pKeySlotID* and *pSecondKeySlotID* on the available channel(s) correctly, i.e. the frame ID is set to *pKeySlotID* (first startup frame) and *pSecondKeySlotID* (second startup frame) respectively, the cycle count to the respective cycle number, the payload length to *gPayloadLengthStatic*, the sync frame indicator, the startup frame indicator and the null frame indicator are set to '1', the payload preamble indicator is set to '0' and the payload is the default payload.
- 5) In cycle 7, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu\text{T}$ , it is verified (UT) that the received or transmitted sync frames list(s) for the odd cycle on the available channel(s) contain(s) the IUT's startup frame IDs (*pKeySlotID* and *pSecondKeySlotID*). It is also verified (UT) that the number of channel aligned startup pairs received or transmitted during the previous double cycle is 2 in the startup frame status (*vStartupPairs = 2*).
- 6) In cycle 8, 500  $\mu\text{T}$  after the cycle start and before the NIT, it is verified (UT) that the rate correction value is *vInterimRateCorrection = 0* and that the offset correction value is *vInterimOffsetCorrection = 0*.
- 7) In cycle 8, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu\text{T}$ , it is verified (UT) that the received or transmitted sync frames list(s) for the even cycle on the available channel(s) contain(s) the IUT's startup frame IDs (*pKeySlotID* and *pSecondKeySlotID*).
- 8) In cycle 9, 500  $\mu\text{T}$  after the cycle start and before the NIT, it is verified (UT) that the rate correction value is *vInterimRateCorrection = 0* and that the offset correction value is *vInterimOffsetCorrection = 0*.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT shall transmit its startup frames in slots *pKeySlotID* and *pSecondKeySlotID* and set rate and offset correction values as expected.

### 7.3.2.24 pKeySlotID = 0

— **Test purpose**

Verify correct behaviour of the IUT according to the parameter *pKeySlotID*. The IUT shall transmit its frame in slot *pKeySlotID* and shall not transmit a frame when *pKeySlotID* is set to 0.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 136.

**Table 136 — Modification to basic configurations for protocol operation related configuration data – pKeySlotID = 0**

Parameter	Modification	
	I	II
<i>pKeySlotID</i>	0	3

— **Preamble (setup state)**

Preamble III.

— **Test execution**

In cycle 9, it is verified (LT) that the IUT transmits a static frame with the null frame indicator set to '1' holding the respective payload in slot 1 and

(I) does not transmit any further frames.

(II) a static frame in slot *pKeySlotID* with the sync frame indicator, the startup frame indicator and the payload preamble indicator set to '0'.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frame in slot *pKeySlotID* except *pKeySlotID* is set to 0.

### 7.3.2.25 External rate and offset correction (TTL Mode)

— **Test purpose**

Verify correct behaviour of the IUT if *pTwoKeySlotMode* is set to true and the minimum external rate and offset correction values are applied.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 137.

**Table 137 — Modification to basic configurations for protocol operation related configuration data – external rate and offset correction (TTL Mode)**

Parameter	Modification to Basic Configurations				
	1a	1b	2a	2b	3
<i>pExternOffsetCorrection</i> [ $\mu T$ ]	1	1	1	1	1
<i>pExternRateCorrection</i> [ $\mu T$ ]	1	1	1	1	1
<i>pdListenTimeout</i> [ $\mu T$ ]	400 006	800 006	400 006	200 006	200 012
<i>pOffsetCorrectionOut</i> [ $\mu T$ ]	15	15	15	15	15
<i>pRateCorrectionOut</i> [ $\mu T$ ]	3	3	3	3	6
<i>pKeySlotOnlyEnabled</i>	true	true	true	true	true
<i>pSecondKeySlotID</i>	2	2	2	2	2
<i>pTwoKeySlotMode</i>	true	true	true	true	true

The IUT is configured to transmit frames in slots *pKeySlotID* and *pSecondKeySlotID*.

The test has to be executed repeatedly with *vExternOffsetControl* and *vExternRateControl* set to (a) -1 and (b) +1.

— **Preamble (setup state)**

- 1) The UT resets the IUT.
- 2) The UT sets the IUT into *POC:config* with the CHI command CONFIG (*vPOC!State* = CONFIG).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state (*vPOC!State* = READY) with the CHI command CONFIG\_COMPLETE.
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 6) The UT initiates the startup procedure of the IUT with the CHI command RUN.
- 7) In cycle 6, within 500  $\mu T$  after cycle start and before NIT, it is checked (UT) that the IUT is synchronized (*vPOC!State* = NORMAL\_ACTIVE).

— **Test execution**

- 1) In slot 1 of cycle 6, the IUT sets *vExternOffsetControl* to the respective value.
- 2) In cycle 7, it is verified (LT) that the interval between the IUT's frames in cycle 6 and 7 is  $pMicroPerCycle * pSamplesPerMicrotick / pdMicrotick \pm \sigma T$ .
- 3) In cycle 8, it is verified (LT) that the interval between the IUT's frames in cycle 7 and 8 is  $(pMicroPerCycle + vExternOffsetControl * pExternOffsetCorrection) * pSamplesPerMicrotick / pdMicrotick \pm \sigma T$ .

- 4) In slot 1 of cycle 9 the IUT sets *vExternOffsetControl* to the 0 and sets the *vExternRateControl* to the respective value.
- 5) In cycle 11, it is verified (LT) that the interval between the IUT's frames in cycle 10 and 11 is  $(pMicroPerCycle + vExternOffsetControl * pExternRateCorrection) * pSamplesPerMicrotick / pdMicrotick \pm \sigma T$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its startup frames in slots *pKeySlotID* and *pSecondKeySlotID* and applies the external rate and offset correction correctly.

**7.3.3 Frame related configuration data**

**7.3.3.1 gPayloadLengthStatic**

— **Test purpose**

Verify correct behaviour of the IUT according to the parameter *gPayloadLengthStatic*. The IUT shall transmit frames with a payload of length *gPayloadLengthStatic* two-byte words and with the payload length in the header set to *gPayloadLengthStatic*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 138.

**Table 138 — Modification to basic configurations 1a and 1b for frame related configuration data – gPayloadLengthStatic**

Parameter	Modification to Basic Configurations								
	1a & 1b			2a & 2b			3		
	I	II	III	I	II	III	I	II	III
<i>gdStaticSlot [MT]</i>	274			271			331		
<i>gNumberOfStaticSlots</i>	10			5			4		
<i>gPayloadLengthStatic [two-byte word]</i>	0	1	127	0	1	127	0	1	76
<i>gdNIT [MT]</i>	249			142			137		

For *gPayloadLengthStatic* = 1 two-byte word the payload data is 0x01 in byte 0 and 0x02 in byte 1, for *gPayloadLengthStatic* = 127 two-byte words the payload data is 0x01 in byte 0, 0x02 in byte 1, ..., 0xFE in byte 253 and for *gPayloadLengthStatic* = 76 two-byte words the payload data is 0x01 in byte 0, 0x02 in byte 1, ..., 0x98 in byte 151.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

In cycle 7, it is verified (LT) that the IUT transmits its frame in slot 1 with a payload of size *gPayloadLengthStatic* two-byte words, that the payload length in the header is set to *gPayloadLengthStatic* and

- (I) that the frame contains no payload data,
- (II) that the payload data is 0x01 in byte 0 and 0x02 in byte 1
- (III) that the payload data is 0x01 in byte 0, 0x02 in byte 1, ..., 0xFE in byte 253 for Basic Configuration 1a, 1b, 2a and 2b and that the payload data is 0x01 in byte 0, 0x02 in byte 1, ..., 0x98 in byte 151 for Basic Configuration 3.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frame with a payload of size *gPayloadLengthStatic* correctly and the payload length in the header is set accordingly.

**7.3.3.2 gdTSSTransmitter**

— **Test purpose**

Verify correct handling of the parameter *gdTSSTransmitter*. The IUT shall transmit frames with a TSS of length *gdTSSTransmitter* and an MTS of length *gdTSSTransmitter + cdCAS*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 139, Table 140 and Table 141.

**Table 139 — Modification to basic configurations 1a and 1b for frame related configuration data – gdTSSTransmitter**

Parameter	Modification to Basic Configuration					
	1a			1b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	77	97	105	77	97	105
<i>gdTSSTransmitter</i> [gdBit]	1 <sup>a</sup>	11	15	1 <sup>a</sup>	11	15
<i>pDecodingCorrection</i> [ $\mu$ T]	12	52	68	24	104	136
<i>pMacroInitialOffset</i> [A,B] [MT]	5	6		5	6	
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	23		7	46		14

<sup>a</sup> *gdTSSTransmitter* = 1 [gdBit] which is an intentional protocol constraints violation.

**Table 140 — Modification to basic configurations 2a and 2b for frame related configuration data – gdTSSTransmitter**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	70	80	84	70	80	84
<i>gdTSSTransmitter</i> [gdBit]	1 <sup>a</sup>	6	8	1 <sup>a</sup>	6	8
<i>pDecodingCorrection</i> [ $\mu$ T]	24	64	80	12	32	40
<i>pMacroInitialOffset</i> [A,B] [MT]	4		5	4		5
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	46	6	70	23	3	35

<sup>a</sup> *gdTSSTransmitter* = 1 [gdBit] which is an intentional protocol constraints violation.



**Table 141 — Modification to basic configuration 3 for frame related configuration data – gdTSSTransmitter**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	66	72	74
<i>gdTSSTransmitter</i> [gdBit]	1 <sup>a</sup>	4	5
<i>pDecodingCorrection</i> [μT]	24	48	56
<i>pMacroInitialOffset</i> [A,B] [MT]	4	5	
<i>pMicroInitialOffset</i> [A,B] [μT]	6	22	14
<sup>a</sup> <i>gdTSSTransmitter</i> = 1 [gdBit] which is an intentional protocol constraints violation.			

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

The IUT is configured to send a startup frame in (static) slot 1, a regular frame in (static) slot 15 and a regular frame in (dynamic) slot  $n_{\text{dyn}}$ .

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) The UT requests the IUT to send an MTS in the symbol window of cycle 7.
- 2) In cycle 7, the UT requests the IUT to send regular frames in slot 15 and  $n_{\text{dyn}}$ .
- 3) In cycle 7, it is verified (LT) that the IUT transmits its frames in slot 1, slot 15, and slot  $n_{\text{dyn}}$  with a TSS of length  $gdTSSTransmitter * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  and the MTS with a length of  $(gdTSSTransmitter + cdCAS) * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames with a TSS of length  $gdTSSTransmitter * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  and the MTS with a length of  $(gdTSSTransmitter + cdCAS) * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$ .

### 7.3.4 Symbol related configuration data

#### 7.3.4.1 gdWakeupTxIdle

##### — Test purpose

Verify the correct interpretation of *gdWakeupTxIdle* in the WUS encoding process. The IUT shall transmit a WUP comprising *pWakeupPattern* low-idle phases of length *gdWakeupTxActive* and *gdWakeupTxIdle* respectively.

##### — Applicability

SC, DC.

##### — Configuration

All basic configurations.

##### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

##### — Test execution

- 1) The UT triggers the wakeup process with the CHI command *WAKEUP*.
- 2) It is verified (UT) that the IUT is in one of the wakeup states (*vPOC!State* = *WAKEUP*) 2 500  $\mu$ T after the CHI command *WAKEUP*.
- 3) It is verified (LT) that the IUT transmits a WUP consisting of *pWakeupPattern* consecutive WUS, each consisting of a low phase of length  $(gdWakeupTxActive + cdStaggerDelay) * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  and an idle phase of length  $(gdWakeupTxIdle - cdStaggerDelay) * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  on TxD port of channel *pWakeupChannel*. It is also verified (LT) that the TxEN output and the TxD output on channel *pWakeupChannel* become low simultaneously. The TxEN output stays high for a period of  $gdWakeupTxIdle * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  between two low phases.
- 4) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY*) and that the wakeup status  $vPOC!WakeupStatus = TRANSMITTED$   $pdListenTimeout + pWakeupPattern * (gdWakeupTxIdle + gdWakeupTxActive) * gdBit / pdMicrotick + 2\ 500 \mu T$  after the CHI command *WAKEUP*.

##### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command *FREEZE*.

##### — Pass criteria

The IUT transmits a WUP comprising *pWakeupPattern* WUS. Each WUS comprises a low phase and a high phase of expected duration at TxD and TxEN output ports of IUT. Both signals shall switch to low simultaneously. TxD returns to high delayed by *cdStaggerDelay*, compared to TxEN.

### 7.3.4.2 gdWakeupTxActive

#### — Test purpose

Verify the correct interpretation of *gdWakeupTxActive* in the WUS encoding process. The IUT shall transmit a WUP comprising *pWakeupPattern* low-high phases of length *gdWakeupTxActive* and *gdWakeupTxIdle* respectively.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

#### — Test execution

- 1) The UT triggers the wakeup process with the CHI command *WAKEUP*.
- 2) It is verified (UT) that the IUT is in one of the wakeup states (*vPOC!State* = *WAKEUP*) 2 500  $\mu$ T after the CHI command *WAKEUP*.
- 3) It is verified (LT) that the IUT transmits a WUP consisting of *pWakeupPattern* consecutive WUS, each consisting of a low phase of length  $(gdWakeupTxActive + cdStaggerDelay) * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  and an idle phase of length  $(gdWakeupTxIdle - cdStaggerDelay) * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  on TxD port of channel *pWakeupChannel*. It is also verified (LT) that the TxEN output and the TxD output on channel *pWakeupChannel* become low simultaneously and the TxEN output stays low for a period of  $gdWakeupTxActive * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$ .
- 4) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY*) and that the wakeup status  $vPOC!WakeupStatus = TRANSMITTED$   $pdListenTimeout + pWakeupPattern * (gdWakeupTxIdle + gdWakeupTxActive) * gdBit / pdMicrotick + 2\ 500 \mu T$  after the CHI command *WAKEUP*.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command *FREEZE*.

#### — Pass criteria

The IUT transmits a WUP comprising *pWakeupPattern* WUS. Each WUS comprises a low phase and a high phase of expected duration at TxD and TxEN output ports of IUT. Both signals shall switch to low simultaneously. TxD returns to high delayed by *cdStaggerDelay*, compared to TxEN.

**7.3.4.3 pWakeupPattern**

— **Test purpose**

Verify the correct interpretation of *pWakeupPattern* in the WUP encoding process. The IUT shall transmit a WUP comprising *pWakeupPattern* low phases.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 142.

**Table 142 — Modification to basic configurations for symbol related configuration data – pWakeupPattern**

Parameter	Modification			
	I	II	III	IV
<i>pWakeupPattern</i>	2	30	31	63

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command *WAKEUP*.
- 2) It is verified (UT) that the IUT is in one of the wakeup states (*vPOC!State* = *WAKEUP*) 2 500 µT after the CHI command *WAKEUP*.
- 3) It is verified (LT) that the IUT transmits a WUP consisting of *pWakeupPattern* consecutive WUS, each consisting of a low-high phase on channel *pWakeupChannel*. It is also verified (LT) that the TxEN output and the TxD output on channel *pWakeupChannel* become low simultaneously and that the TxD port becomes high *cdStaggerDelay* after TxEN port.
- 4) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY*) and that the wakeup status  $vPOC!WakeupStatus = TRANSMITTED$   $pdListenTimeout + pWakeupPattern * (gdWakeupTxIdle + gdWakeupTxActive) * gdBit / pdMicrotick + 2\ 500\ \mu T$  after the CHI command *WAKEUP*.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command *FREEZE*.

— **Pass criteria**

The IUT transmits a WUP comprising *pWakeupPattern* low phases.

**7.3.4.4 pWakeupPattern < 2**

— **Test purpose**

Verify the correct interpretation of *pWakeupPattern* in the POC process if the parameter is set to 0 or 1.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 143.

**Table 143 — Modification to basic configurations for symbol related configuration data – pWakeupPattern < 2**

Parameter	Modification
<i>pWakeupPattern</i>	2

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command *WAKEUP*.
- 2) It is verified (UT) that the IUT is in one of the wakeup states (*vPOC!State* = *WAKEUP*) 2 500 µT after the CHI command *WAKEUP*.
- 3) It is verified (LT) that the IUT transmits a WUP consisting of *pWakeupPattern* consecutive WUS, each consisting of a low-high phase on channel *pWakeupChannel*.
- 4) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY*) and that the wakeup status  $vPOC!WakeupStatus = TRANSMITTED$   $pdListenTimeout + pWakeupPattern * (gdWakeupTxIdle + gdWakeupTxActive) * gdBit / pdMicrotick + 2\ 500\ \mu T$  after the CHI command *WAKEUP*.
- 5) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*) and configures the IUT with
  - (a) *pWakeupPattern* = 0.
  - (b) *pWakeupPattern* = 1.

- 6) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 7) It is verified (UT) that IUT is in state *POC:ready* (*vPOC!State = READY*) and that the wakeup status *vPOC!WakeupStatus = TRANSMITTED* 2 500  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 8) The UT triggers the wakeup process with the CHI command WAKEUP.
- 9) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State = READY*) and that the wakeup status *vPOC!WakeupStatus = UNDEFINED* 2 500  $\mu$ T after the CHI command WAKEUP.
- 10) It is verified (LT) that the IUT does not transmit any communication element *pdListenTimeout*  $\pm$  0,05 \* *pdListenTimeout*  $\mu$ T after the CHI command WAKEUP.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT does not transmit a WUP if *pWakeupPattern* < 2 and updates the *vPOC!WakeupStatus* correctly.

**7.3.4.5 Intentional prevention of CAS reception**

— **Test purpose**

Verify correct handling of the parameter *gdCASRxLowMax* [*gdBit*]. The IUT shall not accept any CAS if *gdCASRxLowMax = 28* (*gdCASRxLowMax* < *cdCASRxLowMin*).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 144.

**Table 144 — Modification to basic configurations for symbol related configuration data – intentional prevention of CAS reception**

Parameter	Modification
<i>gdCASRxLowMax</i> [ <i>gdBit</i> ]	28
<i>gListenNoise</i>	2

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).

- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 μT after the CHI command CONFIG\_COMPLETE.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000 μT after the CHI command ALLOW\_COLDSTART.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_LISTEN*) 2 500 μT after the CHI command RUN.
- 3) The LT generates two valid CAS symbols (low phases of length *cdCAS* during the *POC:coldstart listen* state) on the available channel(s), the first one after  $1 / 2 * pdListenTimeout$  and the second one after  $3 / 2 * pdListenTimeout$  after the CHI command RUN.
- 4) It is verified (LT) that the IUT sends a CAS  $pdListenTimeout * gListenNoise + cdCASActionPointOffset * gdMacroTICK / pdMicroTICK \pm 0,05 * pdListenTimeout$  μT after the UT has initiated the startup procedure via CHI command RUN.
- 5) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_COLLISION\_RESOLUTION*) after  $t = (500 - cdCASActionPointOffset * gdMacroTICK / pdMicroTICK)$  μT ( $t > 0$ ) after the CAS has been started in the previous test step.

Figure 31 depicts the intentional prevention of CAS reception.




Figure 31 — Intentional prevention of CAS reception

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT shall not accept any CAS symbol and handle the received valid CAS symbols as noise, if  $gdCASRxLowMax < cdCASRxLowMin$ . The IUT shall enter the *POC:coldstart collision resolution* state after the noise timer is expired.

### 7.3.5 Control of protocol operation control

#### 7.3.5.1 POC:default config

##### 7.3.5.1.1 Command CONFIG

— **Test purpose**

Verify the correct behaviour of IUT regarding default values and write access to protocol configuration data in *POC:default config* state. Verify correct behaviour after CHI command CONFIG in *POC:default config* state. Verify that the IUT does neither activates the TxD output nor the TxEN output after either a CHI RUN command or a CHI WAKEUP command if the UT doesn't change the default configuration.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).

— **Test execution**

It shall be verified (LT) that the TxEN output and the TxD output are high during the whole test execution.

1) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the POC:default config state

— (*vPOC!State = DEFAULT\_CONFIG*) and that

— *vPOC!Freeze = false*,

— *vPOC!CHIHaltRequest = false*,

— *vPOC!CHIReadyRequest = false*,

— *vPOC!ColdstartNoise = false*,

— *vPOC!SlotMode = KEYSLOT*,

— *vPOC!ErrorMode = ACTIVE*,

— *vPOC!WakeupStatus = UNDEFINED*,

— *vPOC!StartupState = UNDEFINED*,

— *vClockCorrectionFailed = 0*, and

— *vAllowPassiveToActive = 0*.

2) It is verified (UT) that the IUT holds the default configuration data, i.e.



- all<sup>2)</sup> buffers (including FIFO buffers) are configured such that they can neither transmit nor receive,
- no slot is assigned for transmission or reception,
- the payload data valid flag of all message buffers is set to false,
- *pKeySlotID* and *pSecondKeySlotID* is set to 0,
- *pKeySlotUsedForStartup* is set to false,
- *pTwoKeySlotMode* is set to false
- *pWakeupPattern* is set to 0 and
- *pExternalSync* (if applicable) is set to false.

All other protocol configuration data, message buffer configuration data and queued receive buffer configuration data are set to implementation dependent predefined initialization values.

NOTE the initialization values for each individual configuration in the default configuration must be described in the documentation of the implementation.

It is also verified that the UT does not have write access to any protocol configuration data in *POC:default config* state 2 500  $\mu$ T after the IUT has entered the *POC:default config* state.

- 3) The UT issues the CHI command CONFIG.
- 4) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:config* state (*vPOC!State = CONFIG*).
- 5) The UT issues the CHI command CONFIG\_COMPLETE.
- 6) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).
- 7) The UT initiates the startup procedure with the CHI command RUN.
- 8) After  $3 * pdListenTimeout$   $\mu$ T it is verified (UT) that the IUT is still in the *POC:integration listen* state (*vPOC!State = STARTUP*).
- 9) The UT sets the IUT into the *POC:ready* state with the CHI command IMMEDIATE\_READY..
- 10) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*),
- 11) The UT issues the CHI command WAKEUP.
- 12) After 2 500  $\mu$ T it is verified (UT) that the IUT is still in the *POC:ready* state (*vPOC!State = READY*).

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

- 
- 2) In case the implementation allows a dynamic allocation of message buffers or FIFOs, it is verified that no message buffer or FIFO buffer is enabled.

— **Pass criteria**

The IUT provides the correct default protocol configuration data and the protocol configuration data is read-only in the *POC:default config* state. The protocol state changes to *POC:config* after issuing the CHI command CONFIG. The IUT does not activate the TxD output and the TxEN output i.e. the level of the TxD output and TxEN output remain high during the whole test execution.

**7.3.5.1.2 Command FREEZE**

— **Test purpose**

Verify correct behaviour after CHI command FREEZE in *POC:default config* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:default config* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:default config* state ( $vPOC!State = DEFAULT\_CONFIG$ ) and that  $vPOC!Freeze = false$ .
- 3) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 2) The UT issues the CHI command FREEZE.
- 3) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = DEFAULT\_CONFIG$ ) and that  $vPOC!Freeze = true$ .
- 4) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions and  $vPOC!Freeze$  is set accordingly. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt* state.

### 7.3.5.1.3 Command DEFERRED\_HALT

#### — Test purpose

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:default config* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:default config* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) After 2 500  $\mu T$  it is checked (UT) that the IUT has entered the *POC:default config* state ( $vPOC!State = DEFAULT\_CONFIG$ ) and  $vPOC!Freeze = false$ .
- 3) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 2) The UT issues the CHI command DEFERRED\_HALT.
- 3) After 2 500  $\mu T$  it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and  $vPOC!CHIHaltRequest = false$  and  $vPOC!CHIReadyRequest = false$ .
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

#### — Postamble

None. The IUT is already in *POC:halt* state.

#### — Pass criteria

The IUT performs the expected state transitions and  $vPOC!CHIHaltRequest$  and  $vPOC!CHIReadyRequest$  are set accordingly. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

### 7.3.5.2 POC:config

#### 7.3.5.2.1 Command CONFIG\_COMPLETE

#### — Test purpose

Verify the correct behaviour of IUT regarding write access to the protocol configuration data in *POC:config* state. Verify correct behaviour after CHI command CONFIG\_COMPLETE in *POC:config* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:config* to *POC:ready*, initiated by the CHI command CONFIG\_COMPLETE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 145.

**Table 145 — Modification to basic configurations for POC:config – command CONFIG\_COMPLETE**

Parameter	Modification
<i>pKeySlotOnlyEnabled</i>	true

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state (*vPOC!State = CONFIG*).
- 4) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.
- 5) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.

— **Test execution**

- 1) The UT configures the IUT with the given configuration.
- 2) It is verified (UT) that the IUT holds the provided configuration data.
- 3) It is verified (UT) that the IUT did not generate any interrupt request and no interrupt status indications are set.
- 4) The UT issues the CHI command CONFIG\_COMPLETE.
- 5) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*) and that the slot mode is *vPOC!SlotMode = KEYSLOT*.
- 6) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

All given protocol configurations are written to the IUT properly. The IUT performs the expected POC state transitions and the slot mode is set accordingly. The IUT indicates an interrupt request on the POC state transition to *POC:ready*.

#### 7.3.5.2.2 Command FREEZE

##### — Test purpose

Verify correct behaviour after CHI command FREEZE in *POC:config* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:config* to *POC:halt*, initiated by the CHI command FREEZE).

##### — Applicability

SC, DC.

##### — Configuration

All basic configurations.

##### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state (*vPOC!State = CONFIG*).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

##### — Test execution

- 1) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 2) The UT issues the CHI command FREEZE.
- 3) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = CONFIG*) and *vPOC!Freeze = true*.
- 4) It is verified (UT) that the IUT did not generate any interrupt request.

##### — Postamble

None. The IUT is already in *POC:halt* state.

##### — Pass criteria

The IUT performs the expected state transitions and *vPOC!Freeze* is set accordingly. The IUT does not indicate an interrupt request on POC state transition to the *POC:halt* state.

#### 7.3.5.2.3 Command DEFERRED\_HALT

##### — Test purpose

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:config* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:config* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state ( $vPOC!State = CONFIG$ ).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 2) The UT issues the CHI command DEFERRED\_HALT.
- 3) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and  
 $vPOC!CHIHaltRequest = false$  and  $vPOC!CHIReadyRequest = false$ .
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions and the UT reads out the expected values for the variables  $vPOC!CHIHaltRequest$  and  $vPOC!CHIReadyRequest$ . The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

### 7.3.5.3 POC:ready

#### 7.3.5.3.1 Command CONFIG

— **Test purpose**

Verify correct behaviour after CHI command CONFIG in *POC:ready* state. Verify read and write access to protocol configuration data in *POC:ready* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state ( $vPOC!State = CONFIG$ ).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT issues the CHI command CONFIG\_COMPLETE.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:ready* state ( $vPOC!State = READY$ ).

— **Test execution**

- 1) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:config* state ( $vPOC!State = CONFIG$ ) and  $vPOC!CHIHaltRequest = false$  and  $vPOC!CHIReadyRequest = false$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected POC state transitions and  $vPOC!CHIHaltRequest$  and  $vPOC!CHIReadyRequest$  are set accordingly. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:ready* state.

### 7.3.5.3.2 Command RUN

— **Test purpose**

Verify correct behaviour after CHI command RUN in *POC:ready* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:ready* to *POC:normal active*, initiated by the CHI command RUN). Verify that the integration of a node starts only with frames that have an even cycle counter.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu T$  it is checked (UT) that the IUT has entered the  $POC:config$  state ( $vPOC!State = CONFIG$ ).
- 4) The UT configures the IUT with the given configuration. The IUT is configured to send a startup frame in slot 1.
- 5) The UT issues the CHI command CONFIG\_COMPLETE.
- 6) After 2 500  $\mu T$  it is checked (UT) that the IUT has entered the  $POC:ready$  state ( $vPOC!State = READY$ ).
- 7) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests. The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.

— **Test execution**

- 1) The LT simulates startup frames in slot 2 and slot 3 of cycles 1 to 9.
- 2) The UT issues the CHI command RUN in slot 4 of cycle 1.
- 3) After 2 500  $\mu T$  it is verified (UT) that
  - the IUT has entered the startup state ( $vPOC!State = STARTUP$ ) and that  $vPOC!CHIReadyRequest = false$ ,
  - $vPOC!CHIHaltRequest = false$ ,
  - $vPOC!ErrorMode = ACTIVE$  and  $vPOC!ColdstartNoise = false$ .
- 4) In cycle 8, before the start of the NIT it is verified (UT) that the IUT has not generated any interrupt request for the interrupt source POC state transition.
- 5) In cycle 9, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT has entered the  $POC:normal active$  state ( $vPOC!State = NORMAL\_ACTIVE$ ), that  $vClockCorrectionFailed = 0$  and that  $vPOC!StartupState = UNDEFINED$ . It is also verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected POC state transitions and sets  $vPOC!CHIReadyRequest$ ,  $vPOC!CHIHaltRequest$ ,  $vPOC!ErrorMode$ ,  $vPOC!ColdstartNoise$ ,  $vClockCorrectionFailed$ , and  $vPOC!StartupState$  accordingly. The IUT indicates an interrupt request on the POC state transition to  $POC:normal active$ .



### 7.3.5.3.3 Command WAKEUP

#### — Test purpose

Verify correct behaviour after CHI command WAKEUP in *POC:ready* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup send* to *POC:ready*).

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state (*vPOC!State = CONFIG*).
- 4) The UT configures the IUT with the given configuration. The UT issues the CHI command CONFIG\_COMPLETE.
- 5) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).
- 6) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests. The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.

#### — Test execution

- 1) The UT issues the CHI command WAKEUP.
- 2) After 2 500  $\mu$ T it is verified (UT) that
  - the IUT is in a wakeup state (*vPOC!State = WAKEUP*) and that *vPOC!CHIReadyRequest = false*,
  - *vPOC!CHIHALTRequest = false* and *vPOC!WakeupStatus = UNDEFINED*.

It is also verified (UT) that the IUT has not generated any interrupt request for the interrupt source POC state transition.

- 3) (*pdListenTimeout + pWakeupPattern \* (gdWakeupTxIdle + gdWakeupTxActive) \* gdBit / pdMicrotick + 2 500*)  $\mu$ T after the CHI command WAKEUP it is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State = READY*) and that the wakeup status *vPOC!WakeupStatus* is set to *TRANSMITTED*.  
 It is also verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected POC state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:ready*.

**7.3.5.3.4 Command FREEZE**

— **Test purpose**

Verify correct behaviour after CHI command FREEZE in *POC:ready* state. Verify that no frame is processed in *POC:ready* state and in *POC:halt* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:ready* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 146.

**Table 146 — Modification to basic configurations for for symbol related configuration data – command FREEZE**

Parameter	Modification
<i>pKeySlotID</i>	2

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500 µT it is checked (UT) that the IUT has entered the *POC:config* state (*vPOC!State = CONFIG*).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT issues the CHI command CONFIG\_COMPLETE.
- 6) After 2 500 µT it is checked (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).
- 7) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The LT simulates a frame with the frame ID set to 1, the cycle count to 0 and the payload length to 1 holding a payload of 0xAA in byte 0 and 0x55 in byte 1 on both channels. Reserved bit, payload preamble indicator, sync frame indicator and startup frame indicator are set to '0'. The null frame indicator is set to '1'.
- 2) It is verified (UT) that the receive buffer assigned to slot 1 is not updated, i.e. the receive buffer holds its initial contents, and that the valid frame indicator signals no reception of a valid frame in the

aggregated channel status of the IUT *gdCycle* after the frame end. The IUT does not process the LT's frame.

- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 4) The UT issues the CHI command FREEZE.
- 5) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = READY*) and *vPOC!Freeze = true*.
- 6) It is verified (UT) that the IUT did not generate any interrupt request. The LT simulates a frame with the frame ID set to 1, the cycle count to 0 and the payload length to 1 holding a payload of 0x55 in byte 0 and 0xAA in byte 1 on both channels after the IUT entered *POC:halt* state. Reserved bit, payload preamble indicator, sync frame indicator and startup frame indicator are set to '0'. The null frame indicator is set to '1'.
- 7) It is verified (UT) that the receive buffer assigned to slot 1 is not updated, i.e. the receive buffer holds its initial contents, and that the valid frame indicator signals no reception of a valid frame in the aggregated channel status of the IUT *gdCycle* after the frame end. The IUT does not process the LT's frame.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions and *vPOC!Freeze* is set accordingly. The IUT does not process any frames while in *POC:ready* state or in *POC:halt* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt* state.

### 7.3.5.3.5 Command DEFERRED\_HALT

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:ready* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:ready* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state (*vPOC!State = CONFIG*).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT issues the CHI command CONFIG\_COMPLETE.

- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).
- 7) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 2) The UT issues the CHI command DEFERRED\_HALT.
- 3) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = HALT*) and that *vPOC!CHI!HaltRequest = false*.
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions and *vPOC!CHI!HaltRequest* is set accordingly. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

### 7.3.5.3.6 Command ALLOW\_COLDSTART

— **Test purpose**

Verify correct behaviour after CHI command ALLOW\_COLDSTART in *POC:ready* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state (*vPOC!State = CONFIG*).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT issues the CHI command CONFIG\_COMPLETE.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).

— **Test execution**

- 1) The UT issues the CHI command ALLOW\_COLDSTART.
- 2) After 2 500  $\mu$ T the UT issues the CHI command RUN.
- 3) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected POC state transitions accordingly.

**7.3.5.4 POC:startup states**

The test cases of this subclause have been replaced by separate test cases for all startup states in 7.3.5.11 through 7.3.5.19.

**7.3.5.5 POC:normal active**

**7.3.5.5.1 Command IMMEDIATE\_READY and received WUDOP**

— **Test purpose**

Verify correct behaviour after CHI command IMMEDIATE\_READY in *POC:normal active* state. The IUT shall set the  $vColdstartInhibit$  flag on return to the *POC:ready* state from the *POC:normal active* state. Verify read and write access to protocol configuration data in *POC:normal active* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:normal active* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 147.

**Table 147 — Modification to basic configurations for POC:normal active – command IMMEDIATE\_READY and received WUDOP**

Parameter	Modification	
	I	II
<i>pKeySlotOnlyEnabled</i>	false	true

— **Preamble (setup state)**

Preamble II.

The preamble is supplemented by the UT, which enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— Test execution

- 1) In cycle 7, the LT simulates its startup frame in slot 2.
- 2) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 4) In the symbol window of cycle 7, starting at the symbol window action point (referred as  $t_0$  later in this test), the LT simulates a WUDOP of Low-High-Low-High-Low phases. The low phase has a length of  $gdWakeupTxActive [gdBit]$ , the high phase a length of  $gdWakeupTxActive [gdBit]$ .
- 5) At  $t_1 = t_0 + 1,5 * gdWakeupTxActive * gdBit / pdMicrotick \pm 0,25 * gdWakeupTxActive * gdBit / pdMicrotick \mu T$  during the first high phase of the LT's WUDOP, the UT issues the CHI command IMMEDIATE\_READY.
- 6) At  $t_1 + 2\ 500 \mu T$  it is verified (UT) that the IUT has entered the *POC:ready* state ( $vPOC!State = READY$ ), that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ), that  $vPOC!CHIHaltRequest = false$  and that the slot mode is (I)  $vPOC!SlotMode = ALL$  and (II)  $vPOC!SlotMode = KEYSLOT$ .

It is verified (UT) that the IUT did not generate any interrupt request.

- 7) It is verified (UT) that the wakeup pattern received indicator in the wakeup and startup status is set at  $t_0 + 3 * gdWakeupTxActive + gdWakeupTxIdle * gdBit / pdMicrotick + 500 \mu T$ .
- 8) The UT issues the CHI command RUN  $2 * gdCycle$  after the IUT returned to the *POC:ready* state.
- 9) After  $2\ 500 \mu T$  it is verified (UT) that the IUT has entered the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ).

Figure 32 depicts the command IMMEDIATE\_READY and received WUDOP – command issued in *POC:normal active*.




Figure 32 — Command IMMEDIATE\_READY and received WUDOP – command issued in *POC:normal active*

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions and the slot mode is set accordingly. The IUT enters the integration path after the *vColdstartInhibit* flag was set on the return to the *POC:ready* state from the *POC:normal active* state. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:normal active* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready* state.

**7.3.5.5.2 Command DEFERRED\_HALT - Command CLEAR\_DEFERRED**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:normal active* state. Verify the correct behaviour after CHI command CLEAR\_DEFERRED in *POC:normal active* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 148.

**Table 148 — Modification to basic configurations for POC:normal active – command DEFERRED\_HALT - Command CLEAR\_DEFERRED**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	2
<i>gMaxWithoutClockCorrectionFatal</i>	3

— **Preamble (setup state)**

Preamble II.

The preamble is supplemented by the UT, which enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

**Test instance 1 – IUT would stay in state *POC:normal active* without DEFERRED\_HALT command:**

- 1) In cycles 7 to 9, the LT simulates its startup frame in slot 2.
- 2) In cycle 7, it is verified (UT) that *vPOC!CHIHaltRequest* = false.
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 4) At the beginning of cycle 8, the UT issues the CHI command DEFERRED\_HALT.
- 5) After 2 500 µT it is verified (UT) that *vPOC!CHIHaltRequest* = true.

- 6) In cycle 9, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ), that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ) and that  $vPOC!CHIHaltRequest = true$ .
- 7) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

**Test instance 2 – IUT would leave state *POC:normal active* to *POC:halt (DEFERRED\_HALT)* without CLEAR\_DEFERRED command:**

- 1) In cycles 7 to 9, the LT simulates its startup frame in slot 2.
- 2) In cycle 7, it is verified (UT) that  $vPOC!CHIHaltRequest = false$ .
- 3) At the beginning of cycle 8, the UT issues the CHI command DEFERRED\_HALT.
- 4) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that  $vPOC!CHIHaltRequest = true$ .
- 5) 5 000  $\mu$ T after the CHI command DEFERRED\_HALT and latest 3 000  $\mu$ T before NIT, the UT issues the CHI command CLEAR\_DEFERRED.
- 6) 2 500  $\mu$ T after the CHI command CLEAR\_DEFERRED it is verified (UT) that  $vPOC!CHIHaltRequest = false$ .
- 7) In cycle 9, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).
- 8) The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

**Test instance 3 – IUT would leave state *POC:normal active* to *POC:normal passive* without DEFERRED\_HALT command:**

- 1) In cycles 7, the LT simulates its startup frame in slot 2.
- 2) In cycle 7, it is verified (UT) that  $vPOC!CHIHaltRequest = false$ .
- 3) In cycles 8 to 11, the LT stops transmission of its startup frame in slot 2.
- 4) In cycle 11, 500  $\mu$ T after cycle start and latest 2 000  $\mu$ T before NIT, the UT issues the CHI command DEFERRED\_HALT.
- 5) In cycle 12, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ), that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ) and that  $vPOC!CHIHaltRequest = true$ .

**Test instance 4 – IUT would leave state *POC:normal active* to *POC:halt (DEFERRED\_HALT command)* without DEFERRED\_READY command:**

- 1) In cycles 7 to 8, the LT simulates its startup frame in slot 2.
- 2) In cycle 7, it is verified (UT) that  $vPOC!CHIHaltRequest = false$  and  $vPOC!CHIReadyRequest = false$ .
- 3) At the beginning of cycle 8, the UT issues the CHI command DEFERRED\_HALT.
- 4) After 2 500  $\mu$ T it is verified (UT) that  $vPOC!CHIHaltRequest = true$  and  $vPOC!CHIReadyRequest = false$ .



- 5) 5 000  $\mu$ T after the CHI command DEFERRED\_HALT and latest 3 000  $\mu$ T before NIT, the UT issues the CHI command DEFERRED\_READY.
- 6) 2 500  $\mu$ T after the CHI command DEFERRED\_READY it is verified (UT) that  $vPOC!CHIHaltRequest = false$  and  $vPOC!CHIReadyRequest = true$ .
- 7) Within 500  $\mu$ T and 2 500  $\mu$ T after cycle end of cycle 8, it is verified (UT) that the IUT is in the *POC:ready* state ( $vPOC!State = READY$ ).
- 8) The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions and  $vPOC!CHIHaltRequest$  is set accordingly. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state (test instance 1).

### 7.3.5.5.3 Command FREEZE

— **Test purpose**

Verify correct behaviour after CHI command FREEZE in *POC:normal active* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:normal active* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble II.

The preamble is supplemented by the UT, which enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) It is verified (UT) that  $vPOC!Freeze = false$ .
- 2) In the symbol window of cycle 7, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command FREEZE.
- 3) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = NORMAL\_ACTIVE$  and  $vPOC!Freeze = true$ ).
- 4) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions and *vPOC!Freeze* is set accordingly. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt* state.

**7.3.5.5.4 Command ALL\_SLOTS**

— **Test purpose**

Verify correct behaviour after CHI command ALL\_SLOTS in *POC:normal active* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 149.

**Table 149 — Modification to basic configurations for POC:normal active – command ALL\_SLOTS**

Parameter	Modification	
	I	II
<i>pKeySlotOnlyEnabled</i>	false	true

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1$$

— **Preamble (setup state)**

Preamble II.

Additionally the IUT is configured to transmit frames in static slot 3 and in dynamic slot  $n_{\text{dyn}}$ .

— **Test execution**

- 1) In cycles 7 to 11, the LT simulates its startup frame in slot 2.
- 2) It is verified (UT) that (I) *vPOC!SlotMode = ALL* or (II) *vPOC!SlotMode = KEYSLOT* at the beginning of cycle 7.
- 3) It is verified (LT) that the IUT (I) sends frames in slot 1, slot 3 and slot  $n_{\text{dyn}}$  or (II) only sends its frame in slot 1 in cycle 7 and cycle 8.
- 4) In cycle 9, at least 2 500  $\mu\text{T}$  before the start of the NIT, the UT issues the CHI command ALL\_SLOTS.
- 5) After 2 500  $\mu\text{T}$  it is verified (UT) that the slot mode (I) has not changed (*vPOC!SlotMode = ALL*) or (II) changed to *vPOC!SlotMode = ALL\_PENDING*.
- 6) In cycle 10, 500  $\mu\text{T}$  after cycle start and before cycle end, it is verified (UT) that the slot mode has changed to *vPOC!SlotMode = ALL*.
- 7) In cycle 10, it is verified (LT) that the IUT transmits frames in slot 1, slot 3 and slot  $n_{\text{dyn}}$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames correctly. The slot mode is changed accordingly.

**7.3.5.5.5 Command DEFERRED\_READY - Command CLEAR\_DEFERRED**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:normal active* state. Verify the correct behaviour after CHI command CLEAR\_DEFERRED in *POC:normal active* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:normal active* to *POC:ready*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 150.

**Table 150 — Modification to basic configurations for POC:normal active – command DEFERRED\_READY - Command CLEAR\_DEFERRED**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	2
<i>gMaxWithoutClockCorrectionFatal</i>	3

— **Preamble (setup state)**

Preamble II.

The preamble is supplemented by the UT, which enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

**Test instance 1 – IUT would stay in state *POC:normal active* without DEFERRED\_READY command:**

- 1) In cycle 7 to 9, the LT simulates its startup frame in slot 2.
- 2) In cycle 7, it is verified (UT) that *vPOC!CHIReadyRequest* = false.
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 4) At the beginning of cycle 8, the UT issues the CHI command DEFERRED\_READY.
- 5) 2 500 µT after the CHI command DEFERRED\_READY, it is verified (UT) that *vPOC!CHIReadyRequest* = true.

- 6) In cycle 9, 500  $\mu$ T after the cycle start, it is verified (UT) that
  - the IUT has entered the *POC:ready* state (*vPOC!State = READY*),
  - that the startup state is undefined (*vPOC!StartupState = UNDEFINED*) and
  - that *vPOC!CHIReadyRequest = true*.
- 7) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

**Test instance 2 – IUT would leave state *POC:normal active* to *POC:ready* (DEFERRED\_READY) without CLEAR\_DEFERRED command:**

- 1) In cycles 7 to 9, the LT simulates its startup frame in slot 2.
- 2) In cycle 7, it is verified (UT) that *vPOC!CHIReadyRequest = false*.
- 3) At the beginning of cycle 8, the UT issues the CHI command DEFERRED\_READY.
- 4) 2 500  $\mu$ T after the CHI command DEFERRED\_READY, it is verified (UT) that *vPOC!CHIReadyRequest = true*.
- 5) 5 000  $\mu$ T after the CHI command DEFERRED\_READY and latest 3 000  $\mu$ T before NIT, the UT issues the CHI command CLEAR\_DEFERRED.
- 6) 2 500  $\mu$ T after the CHI command CLEAR\_DEFERRED it is verified (UT) that *vPOC!CHIReadyRequest = false*.
- 7) In cycle 9, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State = NORMAL\_ACTIVE*).

**Test instance 3 – IUT would leave state *POC:normal active* to *POC:normal passive* without DEFERRED\_READY command:**

- 1) In cycles 7, the LT simulates its startup frame in slot 2.
- 2) In cycle 7, it is verified (UT) that *vPOC!CHIReadyRequest = false*.
- 3) In cycles 8 to 11, the LT stops transmission of its startup frame in slot 2.
- 4) In cycle 11, 500  $\mu$ T after cycle start and latest 2 000  $\mu$ T before NIT, the UT issues the CHI command DEFERRED\_READY.
- 5) In cycle 12, 500  $\mu$ T after cycle start, it is verified (UT)
  - that the IUT has entered the *POC:ready* state (*vPOC!State = READY*),
  - that the startup state is undefined (*vPOC!StartupState = UNDEFINED*) and
  - that *vPOC!CHIReadyRequest = true*.

**Test instance 4 – IUT would leave state *POC:normal active* to *POC:ready* (DEFERRED\_READY command) without DEFERRED\_HALT command:**

- 1) In cycles 7 to 8, the LT simulates its startup frame in slot 2.
- 2) In cycle 7, it is verified (UT) that *vPOC!CHI HaltRequest = false* and *vPOC!CHIReadyRequest = false*.

- 3) At the beginning of cycle 8, the UT issues the CHI command DEFERRED\_READY.
- 4) After 2 500  $\mu$ T it is verified (UT) that  $vPOC!CHI\text{HaltRequest} = \text{false}$  and  $vPOC!CHI\text{ReadyRequest} = \text{true}$ .
- 5) 5 000  $\mu$ T after the CHI command DEFERRED\_READY and latest 3 000  $\mu$ T before NIT, the UT issues the CHI command DEFERRED\_HALT.
- 6) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that  $vPOC!CHI\text{HaltRequest} = \text{true}$  and  $vPOC!CHI\text{ReadyRequest} = \text{false}$ .
- 7) Within 500  $\mu$ T and 2 500  $\mu$ T after cycle end of cycle 8, it is verified (UT) that the IUT is in the  $POC:\text{halt}$  state ( $vPOC!\text{State} = \text{HALT}$ ).

— **Postamble**

The UT sets the IUT into  $POC:\text{halt}$  state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions and  $vPOC!CHI\text{ReadyRequest}$  is set accordingly. The IUT indicates an interrupt request on the POC state transition to  $POC:\text{ready}$  state (test instance 1).

### 7.3.5.6 POC:normal passive

#### 7.3.5.6.1 Command IMMEDIATE\_READY and received WUDOP

— **Test purpose**

Verify correct behaviour after CHI command IMMEDIATE\_READY in  $POC:\text{normal passive}$  state. The IUT shall set the  $vColdstart\text{Inhibit}$  flag on return to the  $POC:\text{ready}$  state from the  $POC:\text{normal passive}$  state. Verify read and write access to protocol configuration data in  $POC:\text{normal passive}$  state. Verify de-activated MTS and WUDOP transmission in  $POC:\text{normal passive}$  state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from  $POC:\text{normal passive}$  to  $POC:\text{ready}$ , initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 151.

**Table 151 — Modification to basic configurations for command POC:normal active – IMMEDIATE\_READY and received WUDOP**

Parameter	Modification	
	I	II
$g\text{MaxWithoutClockCorrectionPassive}$	2	
$g\text{MaxWithoutClockCorrectionFatal}$	3	
$p\text{KeySlotOnlyEnabled}$	false	true

— **Preamble (setup state)**

Preamble II.

The preamble is followed by:

- 1) In cycle 7, the LT simulates its startup frame in slot 2.
- 2) Beginning with cycle 8, the LT stops startup frame simulation.
- 3) In cycle 12, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*).
- 4) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) (a) The UT requests the IUT to transmit a WUDOP on *pWakeupChannel*.  
(b) The UT requests the IUT to transmit an MTS on *pWakeupChannel*.
- 2) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 3) (a) In the symbol window of cycle 12, it is verified (LT), that the IUT does not transmit a WUDOP.  
(b) In the symbol window of cycle 12, it is verified (LT), that the IUT does not transmit an MTS.
- 4) Beginning with cycle 13, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 5) In the symbol window of cycle 13, starting at  $t_0$  = symbol window action point, the LT simulates a WUDOP of Low-High-Low-High-Low phases. The low phase has a length of *gdWakeupTxActive [gdBit]*, the high phase of length of *gdWakeupTxActive [gdBit]*.
- 6) At  $t_1 = t_0 + 1,5 * gdWakeupTxActive * gdBit / pdMicrotick \pm 0,25 * gdWakeupTxActive * gdBit / pdMicrotick$   $\mu$ T during the first high phase of the LT's WUDOP, the UT issues the CHI command IMMEDIATE\_READY.
- 7) At  $t_1 + 2\ 500$   $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY* and *vPOC!StartupState = UNDEFINED*), that *vPOC!CHIHaltRequest = false*, *POC!CHIReadyRequest = false* and that the slot mode is (I) *vPOC!SlotMode = ALL* or (II) *vPOC!SlotMode = KEYSLOT*.
- 8) It is verified (UT) that the wakeup pattern received indicator in the wakeup and startup status is set at  $t_0 + 3 * gdWakeupTxActive + gdWakeupTxIdle * gdBit / pdMicrotick + 500$   $\mu$ T.
- 9) It is verified (UT) that the IUT did not generate any interrupt request.
- 10) The UT issues the CHI command RUN 2 500  $\mu$ T after the IUT returned to the *POC:ready* state.
- 11) 2 500  $\mu$ T after the CHI command RUN, it is verified (UT) that the IUT has entered the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).

Figure 33 depicts the command IMMEDIATE\_READY and received WUDOP – command issued in *POC:normal passive*.




Figure 33 — Command IMMEDIATE\_READY and received WUDOP – command issued in *POC:normal passive*

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions and the slot mode is set accordingly. The IUT enters the integration path after the *vColdstartInhibit* flag was set on the return to the *POC:ready* state from the *POC:normal passive* state. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:normal passive* state. The IUT does not transmit an MTS and a WUDOP while in *POC:normal passive* state. The IUT sets the wakeup pattern received indicator. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready* state.

**7.3.5.6.2 Command DEFERRED\_HALT - Command CLEAR\_DEFERRED**

— **Test purpose**

Verify correct behaviour after CHI command HALT in *POC:normal passive* state. Verify the correct behaviour after CHI command CLEAR\_DEFERRED in *POC:normal passive* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:normal passive* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 152.

**Table 152 — Modification to basic configurations for POC:normal active – command DEFERRED\_HALT - Command CLEAR\_DEFERRED**

Parameter	Modification
<i>pAllowHaltDueToClock</i>	false
<i>pAllowPassiveToActive</i>	1

— **Preamble (setup state)**

Preamble II.

The preamble is followed by:

- 1) In cycle 7, the LT simulates its startup frame in slot 2.
- 2) Beginning with cycle 8, the LT stops startup frame simulation.
- 3) In cycle 12, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*) and that *vPOC!CHI!HaltRequest = false*.
- 4) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

**Test instance 1 – IUT would stay in state *POC:normal passive* without DEFERRED\_HALT command:**

- 1) In cycle 13, 500  $\mu$ T after cycle start and latest 1 000  $\mu$ T after cycle start, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_HALT.
- 2) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that *vPOC!CHI!HaltRequest = true*.
- 3) In cycle 14, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = HALT*) and that the startup state is undefined (*vPOC!StartupState = UNDEFINED*) and that *vPOC!CHI!HaltRequest = true*.
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

**Test instance 2 – IUT would leave state *POC:normal passive* to *POC:halt* (DEFERRED\_HALT) without CLEAR\_DEFERRED command:**

- 1) At the beginning of cycle 13, the UT issues the CHI command DEFERRED\_HALT.
- 2) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that *vPOC!CHI!HaltRequest = true*.
- 3) 5 000  $\mu$ T after the CHI command DEFERRED\_HALT and latest 3 000  $\mu$ T before NIT, the UT issues the CHI command CLEAR\_DEFERRED.
- 4) 2 500  $\mu$ T after the CHI command CLEAR\_DEFERRED it is verified (UT) that *vPOC!CHI!HaltRequest = false*.



- 5) In cycle 14, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*).
- 6) The UT sets the IUT into *POC:halt* state with the command FREEZE.

**Test instance 3 – IUT would leave state *POC:normal passive* to *POC:normal active* without DEFERRED\_HALT command:**

- 1) In cycle 14, the LT resumes startup frame simulation.
- 2) In cycle 15, after cycle start and latest 5500  $\mu$ T before NIT, the UT issues the CHI command DEFERRED\_HALT.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that *vPOC!CHIHaltRequest = true*.
- 4) In cycle 16, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = HALT*) and that the startup state is undefined (*vPOC!StartupState = UNDEFINED*) and that *vPOC!CHIHaltRequest = true*.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions and *vPOC!CHIHaltRequest* is set accordingly. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state (test instance 1).

**7.3.5.6.3 Command FREEZE**

— **Test purpose**

Verify correct behaviour after CHI command FREEZE in *POC:normal passive* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:normal passive* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 153.

**Table 153 — Modification to basic configurations for POC:normal active – command FREEZE**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	2
<i>gMaxWithoutClockCorrectionFatal</i>	3

— **Preamble (setup state)**

Preamble II.

The preamble is followed by:

- 1) In cycle 7, the LT simulates its startup frame in slot 2.
- 2) Beginning with cycle 8, the LT stops startup frame simulation.
- 3) In cycle 12, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*).
- 4) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 2) The UT issues the CHI command FREEZE.
- 3) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = NORMAL\_PASSIVE* and *vPOC!Freeze = true*).
- 4) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions and *vPOC!Freeze* is set accordingly. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt* state.

**7.3.5.6.4 Command ALL\_SLOTS**

— **Test purpose**

Verify correct behaviour after CHI command ALL\_SLOTS in *POC:normal passive* state. Verify correct behaviour on POC state transition from *POC:normal passive* to *POC:normal active* with *pKeySlotOnlyEnabled = true*. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:normal passive* to *POC:normal active* and from *POC:normal active* to *POC:normal passive*).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 154.

**Table 154 — Modification to basic configurations for POC:normal active – command ALL\_SLOTS**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	2
<i>gMaxWithoutClockCorrectionFatal</i>	5
<i>pKeySlotOnlyEnabled</i>	true
<i>pAllowPassiveToActive</i>	1

$$n_{dyn} = gNumberOfStaticSlots + 1$$

— **Preamble (setup state)**

Preamble II.

The IUT is configured to transmit additionally frames in static slot 3 and in dynamic slot  $n_{dyn}$ .

The preamble is followed by:

- 1) In cycle 7, the LT simulates its startup frame in slot 2.
- 2) In cycles 7 to 11, it is checked (LT) that the IUT only sends its frame in slot 1.
- 3) Beginning with cycle 8, the LT stops startup frame simulation.
- 4) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.
- 5) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 6) In cycle 12, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that  $vPOC!SlotMode = KEYSLOT$ .

— **Test execution**

**Test instance 1 – IUT transmits all frames when it is back in *POC:normal active*:**

- 1) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.
- 2) At the beginning of cycle 13, the UT issues the CHI command ALL\_SLOTS.
- 3) After 2 500  $\mu$ T it is verified (UT) that the slot mode changes to  $vPOC!SlotMode = ALL\_PENDING$ .
- 4) In cycle 14, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the slot mode changes to  $vPOC!SlotMode = ALL$ .
- 5) In cycle 14, after the verification and at least 2 500  $\mu$ T before the start of the NIT, the UT issues the CHI command ALL\_SLOTS.
- 6) After 2 500  $\mu$ T it is verified (UT) that the slot mode is still  $vPOC!SlotMode = ALL$ .
- 7) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 8) In cycles 14 to 16, the LT simulates its startup frame in slot 2.
- 9) In cycle 16, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 10) In cycle 16, it is verified (LT) that the IUT transmits frames in slot 1, slot 3 and slot  $n_{dyn}$ .
- 11) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

**Test instance 2 – IUT transmits only its sync frame when it is back in *POC:normal active*:**

- 1) In cycle 14, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the slot mode is *vPOC!SlotMode = KEYSLOT*.
- 2) In cycles 14 to 16, the LT simulates its startup frame in slot 2.
- 3) In cycle 16, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State = NORMAL\_ACTIVE*).
- 4) In cycle 16, it is verified (LT) that the IUT transmits only the frame in slot 1.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames correctly. The slot mode is changed accordingly. The IUT indicates an interrupt request on the POC state transition to *POC:normal active* and *POC:normal passive* state (test instance 1).

**7.3.5.6.5 Command DEFERRED\_READY - Command CLEAR\_DEFERRED**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:normal passive* state. Verify correct behaviour after CHI command CLEAR\_DEFERRED in *POC:normal passive* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:normal passive* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 155.

**Table 155 — Modification to basic configurations for POC:normal active – command DEFERRED\_READY - command CLEAR\_DEFERRED**

Parameter	Modification	
	I	II
<i>pAllowHaltDueToClock</i>	false	
<i>pAllowPassiveToActive</i>	1	
<i>gMaxWithoutClockCorrectionPassive</i>	1	
<i>gMaxWithoutClockCorrectionFatal</i>	3	
<i>pKeySlotOnlyEnabled</i>	false	true

— **Preamble (setup state)**

Preamble I.

The preamble is followed by:

- 1) Beginning with cycle 8, the LT stops startup frame simulation.
- 2) In cycle 10, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that  $vPOC!CHIReadyRequest = false$ .
- 3) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

**Test instance 1 – IUT would stay in state *POC:normal passive* without DEFERRED\_READY command:**

- 1) In cycle 10, 500  $\mu$ T after cycle start and latest 1 000  $\mu$ T after cycle start, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_READY.
- 2) 2 500  $\mu$ T after the CHI command DEFERRED\_READY it is verified (UT) that  $vPOC!CHIReadyRequest = true$  and that
  - (I)  $vPOC!SlotMode = ALL$  or
  - (II)  $vPOC!SlotMode = KEYSLOT$ .
- 3) In cycle 11, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:ready* state ( $vPOC!State = READY$ ), that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ) and that  $vPOC!CHIReadyRequest = true$  and that
  - (I)  $vPOC!SlotMode = ALL$  or
  - (II)  $vPOC!SlotMode = KEYSLOT$ .
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

**Test instance 2 – IUT would leave state *POC:normal passive* to *POC:ready* (DEFERRED\_READY) without CLEAR\_DEFERRED command:**

- 1) In cycle 10, 500  $\mu$ T after cycle start and latest 1 000  $\mu$ T after cycle start, the UT issues the CHI command DEFERRED\_READY.
- 2) 2 500  $\mu$ T after the CHI command DEFERRED\_READY, it is verified (UT) that  $vPOC!CHIReadyRequest = true$ .
- 3) 5 000  $\mu$ T after the CHI command DEFERRED\_READY and latest 3 000  $\mu$ T before NIT, the UT issues the CHI command CLEAR\_DEFERRED.
- 4) 2 500  $\mu$ T after the CHI command CLEAR\_DEFERRED it is verified (UT) that  $vPOC!CHIReadyRequest = false$ .
- 5) In cycle 11, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that  $vPOC!CHIReadyRequest = false$ .

**Test instance 3 – IUT would leave state *POC:normal passive* to *POC:normal active* without DEFERRED\_READY command:**

- 1) Beginning with cycle 12, the LT resumes startup frame simulation.

- 2) In cycle 13, after cycle start and latest 5500  $\mu$ T before NIT, the UT issues the CHI command DEFERRED\_READY.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_READY it is verified (UT) that  $vPOC!CHIReadyRequest = true$ .
- 4) In cycle 14, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:ready* state ( $vPOC!State = READY$ ), that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ) and that  $vPOC!CHIReadyRequest = true$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions and  $vPOC!CHIReadyRequest$  is set accordingly. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state (test instance 1).

**7.3.5.7 POC:wakeup listen**

**7.3.5.7.1 Command IMMEDIATE\_READY**

— **Test purpose**

Verify correct behaviour after CHI command IMMEDIATE\_READY in *POC:wakeup send* – state. The IUT shall set the  $vColdstartInhibit$  flag on return to the *POC:ready* state from the *POC:wakeup listen* state. Verify read and write access to protocol configuration data in *POC:wakeup listen* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup listen* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 156.

**Table 156 — Modification to basic configurations for POC:wakeup send – command IMMEDIATE\_READY**

Parameter	Modification	
	I	II
<i>pKeySlotOnlyEnabled</i>	false	true

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state ( $vPOC!State = CONFIG$ ).
- 4) The UT configures the IUT with the given configuration.

- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 6) After 2 500 µT it is checked (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).
- 7) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 8) The UT issues the CHI command WAKEUP 2 500 µT after the CHI command ALLOW\_COLDSTART.
- 9) After 2 500 µT it is checked (UT) that the IUT is in a wakeup state (*vPOC!State = WAKEUP*).
- 10) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 2) 5 000 µT after the CHI command WAKEUP the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command IMMEDIATE\_READY 5 000 µT.
- 3) After 2 500 µT it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*), that the startup state is undefined (*vPOC!StartupState = UNDEFINED*), that *vPOC!CHIHaltRequest = false*, *vPOC!CHIReadyRequest = false* and that the slot mode is
  - (I) *vPOC!SlotMode = ALL* or
  - (II) *vPOC!SlotMode = KEYSLOT*.
- 4) It is verified (UT) that the IUT did not generate any interrupt request.
- 5) The UT issues the CHI command RUN 2 \* *gdCycle* after the IUT returned to the *POC:ready* state.
- 6) After 2 500 µT it is verified (UT) that the IUT has entered the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions and the slot mode is set accordingly. The IUT enters the integration path after the *vColdstartInhibit* flag was set on the return to the *POC:ready* state from the *POC:wakeup listen* state. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:wakeup listen* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready* state.

**7.3.5.7.2 Command FREEZE**

— **Test purpose**

Verify correct behaviour after CHI command FREEZE in *POC:wakeup listen* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup listen* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state ( $vPOC!State = CONFIG$ ).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT issues the CHI command CONFIG\_COMPLETE.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:ready* state ( $vPOC!State = READY$ ).
- 7) The UT issues the CHI command WAKEUP.
- 8) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered a wakeup state ( $vPOC!State = WAKEUP$ ).
- 9) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command FREEZE right after the verification of the wakeup state.
- 2) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = WAKEUP$  and  $vPOC!Freeze = true$ ).
- 3) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions and  $vPOC!Freeze$  is set accordingly. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt* state.

**7.3.5.7.3 Command DEFERRED\_READY and correct wakeup decoding**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:wakeup listen* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup listen* to *POC:ready*, initiated by the CHI command DEFERRED\_READY). The IUT shall accept the simulated WUP on channel *pWakeupChannel*.



— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**


- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the  $POC:config$  state ( $vPOC!State = CONFIG$ ).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the  $POC:ready$  state ( $vPOC!State = READY$ ).
- 7) The UT issues the CHI command WAKEUP at  $t_0$ .
- 8) After 2 500  $\mu$ T it is checked (UT) that the IUT is in a wakeup state ( $vPOC!State = WAKEUP$ ).
- 9) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources
- 2) The LT starts to generate a WUP on channel  $pWakeupChannel$  with a low phase of  $gdWakeupTxActive$ , an idle phase of length  $gdWakeupTxIdle$  and a low phase of length  $gdWakeupTxActive$  earliest 2 500  $\mu$ T and latest  $0,95 * pdListenTimeout$   $\mu$ T after the CHI command WAKEUP at  $t_1$ .
- 3) (a) The UT issues the CHI command DEFERRED\_READY  $0,5 * pdListenTimeout$   $\mu$ T after the CHI command WAKEUP.  
 (b) At  $t_2 = t_1 + (gdWakeupTxActive + 0,5 * gdWakeupTxIdle) * gdBit / pdMicrotick \pm 0,25 * gdWakeupTxIdle * gdBit / pdMicrotick$   $\mu$ T during the first idle phase of the LT's WUP, the UT issues the CHI command DEFERRED\_READY.  
 (c) At  $t_2 = t_1 + (gdWakeupTxActive + 0,5 * gdWakeupTxIdle) * gdBit / pdMicrotick \pm 0,25 * gdWakeupTxIdle * gdBit / pdMicrotick$   $\mu$ T during the first idle phase of the LT's WUP, the UT issues the CHI command IMMEDIATE\_READY.
- 4) 2 500  $\mu$ T after the CHI command DEFERRED\_READY or IMMEDIATE\_READY, it is verified (UT) that the IUT has entered the  $POC:ready$  state ( $vPOC!State = READY$ ), that  $vPOC!CHIHaltRequest = false$  and that  $vPOC!CHIReadyRequest = false$ .
- 5) It is verified (UT) that the wakeup pattern received indicator for channel  $pWakeupChannel$  in the wakeup and startup status is set and, for dual channel test execution, that the wakeup pattern received indicator for the non-wakeup channel in the wakeup and startup status is reset after a period of  $0,95 * pdListenTimeout + (2 * gdWakeupTxActive + 2 * gdWakeupTxIdle) * gdBit / pdMicrotick + 500$   $\mu$ T past the CHI command WAKEUP.

- 6) (a,b) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.
- (c) It is verified (UT) that the IUT did not generate any interrupt request.

Figure 34 depicts the command DEFERRED\_READY and correct wakeup decoding –  $pWakeupChannel = A$ .



**Figure 34 — Command DEFERRED\_READY and correct wakeup decoding –  $pWakeupChannel = A$**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions and the wakeup pattern received indicator is set accordingly. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state.

**7.3.5.7.4 Command DEFERRED\_HALT**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:wakeup listen* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup listen* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT issues the CHI command CONFIG.

- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state (*vPOC!State = CONFIG*).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT issues the CHI command CONFIG\_COMPLETE.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).
- 7) The UT issues the CHI command WAKEUP.
- 8) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered a wakeup state (*vPOC!State = WAKEUP*).
- 9) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_HALT  $0,5 * pdListenTimeout$   $\mu$ T after the CHI command WAKEUP. After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = HALT*).
- 2) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

### 7.3.5.8 POC:halt

#### 7.3.5.8.1 Command FREEZE

— **Test purpose**

Verify correct behaviour after CHI command FREEZE in *POC:halt* state. Verify the correct behaviour of IUT regarding write access to the protocol configuration data in *POC:halt* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT issues the CHI command CONFIG.

- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state (*vPOC!State = CONFIG*).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT issues the CHI command DEFERRED\_HALT.

— **Test execution**

- 1) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = HALT*) and that *vPOC!Freeze = false*.
- 2) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 3) The UT issues the CHI command FREEZE.
- 4) After 2 500  $\mu$ T it is verified (UT) that the IUT is still in the *POC:halt* state (*vPOC!State = HALT*) and *vPOC!Freeze = true*.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions and *vPOC!Freeze* is set accordingly. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:halt* state.

### 7.3.5.8.2 Command DEFAULT\_CONFIG

— **Test purpose**

The IUT shall not increment the macrotick counter and the cycle counter in *POC:halt* state. Verify correct behaviour after CHI command DEFAULT\_CONFIG in *POC:halt* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT issues the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:config* state (*vPOC!State = CONFIG*).
- 4) The UT configures the IUT with the given configuration.
- 5) The UT issues the CHI command DEFERRED\_HALT.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = HALT*).

— **Test execution**

- 1) The LT simulate startup frames with frame ID 2 and cycle count 2 and 3.
- 2) It is verified (UT) that the macrotick counter  $vMacrotick$  and the cycle counter  $vCycleCounter$  stay constant,  $gdStaticSlot$ ,  $2 * gdStaticSlot$  and  $2 * gdCycle$  after the end of the LT's startup frames.
- 3) The UT issues the CHI command DEFAULT\_CONFIG.
- 4) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:default config* state
  - ( $vPOC!State = DEFAULT\_CONFIG$ ) and that
  - $vPOC!Freeze = false$ ,
  - $vPOC!CHIHaltRequest = false$ ,
  - $vPOC!CHIReadyRequest = false$ ,
  - $vPOC!ColdstartNoise = false$ ,
  - $vPOC!SlotMode = KEYSLOT$ ,
  - $vPOC!ErrorMode = ACTIVE$ ,
  - $vPOC!WakeupStatus = UNDEFINED$ ,
  - $vPOC!StartupState = UNDEFINED$ ,
  - $vClockCorrectionFailed = 0$  and
  - $vAllowPassiveToActive = 0$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions and  $vPOC!Freeze$ ,  $vPOC!CHIHaltRequest$ ,  $vPOC!CHIReadyRequest$ ,  $vPOC!ColdstartNoise$ ,  $vPOC!SlotMode$ ,  $vPOC!ErrorMode$ ,  $vPOC!WakeupStatus$ ,  $POC!StartupState$ ,  $vClockCorrectionFailed$  and  $vAllowPassiveToActive$  are set accordingly. The macrotick counter and the cycle counter are not incremented during *POC:halt* state.

**7.3.5.9 POC:wakeup send**

**7.3.5.9.1 Command IMMEDIATE\_READY**

— **Test purpose**

Verify correct behaviour after CHI command IMMEDIATE\_READY in *POC:wakeup send* state. Verify the correct behaviour of IUT regarding write access to the protocol and buffer configuration data (Class 1 and Class 2) in *POC:wakeup send* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup send* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 157.

**Table 157 — Modification to basic configurations for POC:wakeup send – command IMMEDIATE\_READY**

Parameter	Modification
<i>pWakeupPattern</i>	24

Table 158 defines the two different buffer configuration data sets for *POC:wakeup send* – command IMMEDIATE\_READY.

**Table 158 — Two different buffer configuration data sets for POC:wakeup send – command IMMEDIATE\_READY**

Buffer Configuration Data Class 1	Set 1	Set 2
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
Buffer Configuration Data Class 2		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration and configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 4) The UT configures
  - (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than *POC:config*.
  - (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.
  - (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.

- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 6) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP.
- 2) It is verified (UT) that the IUT is in one of the wakeup states (*vPOC!State = WAKEUP*) 2 500  $\mu$ T after the CHI command WAKEUP.
- 3) It is verified (UT), *pdListenTimeout* + 500  $\mu$ T after the CHI command WAKEUP, that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 4) The UT configures MB with the buffer configuration data set 2.
- 5) By reading the configuration data of MB, it is verified (UT) that
  - (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).
  - (c) the Class 1 message buffer configuration data of MB matches set 1 and the Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).
- 6) During the 14th low phase of the IUT's WUP, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command IMMEDIATE\_READY.
- 7) It is verified (UT) that the IUT is in *POC:ready* state (*vPOC!State = READY*) and that the wakeup status is undefined (*vPOC!WakeupStatus = UNDEFINED*) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY. It is also verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:wakeup send* state. Write access to buffer configuration data is as configured in *POC:config* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready* state.

### 7.3.5.9.2 Command FREEZE

#### — Test purpose

Verify correct behaviour after CHI command FREEZE in *POC:wakeup send* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup send* to *POC:halt*, initiated by the CHI command FREEZE).

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP.
- 2) It is verified (UT) that the IUT is in one of the wakeup states (*vPOC!State = WAKEUP*) 2 500  $\mu$ T after the CHI command WAKEUP.
- 3) During the first idle phase of the IUT's WUP, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command FREEZE.
- 4) It is verified (UT) that the IUT is in *POC:halt* state (*vPOC!State = WAKEUP* and *vPOC!Freeze = true*) and that the wakeup status is undefined (*vPOC!WakeupStatus = UNDEFINED*) 2 500  $\mu$ T after the CHI command FREEZE. It is verified (UT) that the IUT did not generate any interrupt request.

#### — Postamble

None. The IUT is already in *POC:halt* state.

#### — Pass criteria

The IUT performs the expected state transitions. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt* state.



### 7.3.5.9.3 Command DEFERRED\_READY – Command CLEAR\_DEFERRED

#### — Test purpose

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:wakeup send* state. Verify correct behaviour of the CHI command CLEAR\_DEFERRED in *POC:wakeup send* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup send* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

##### Test instance 1 – DEFERRED\_READY command during IUT's WUP transmission:

- 1) The UT triggers the wakeup process with the CHI command WAKEUP.
- 2) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) and  $vPOC!CHIReadyRequest = false$ , 2 500  $\mu$ T after the CHI command WAKEUP.
- 3) During the first idle phase of the IUT's WUP the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_READY.
- 4) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) and  $vPOC!CHIReadyRequest = true$ , 2 500  $\mu$ T after the CHI command DEFERRED\_READY.
- 5) It is verified (UT) that the IUT is in state *POC:ready* ( $vPOC!State = READY$ ) and that  $vPOC!CHIReadyRequest = true$  and  $vPOC!WakeupStatus = TRANSMITTED$  (2 500 +  $\frac{pdListenTimeout}{pdMicrotick} + \frac{pWakeupPattern * (gdWakeupTxIdle + gdWakeupTxActive) * gdBit}{pdMicrotick}$ )  $\mu$ T after the CHI command WAKEUP.
- 6) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

##### Test instance 2 – DEFERRED\_READY and CLEAR\_DEFERRED command during IUT's WUP transmission:

- 1) The UT triggers the wakeup process with the CHI command WAKEUP.

- 2) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) and  $vPOC!CHIReadyRequest = false$ , 2 500  $\mu T$  after the CHI command WAKEUP.
- 3) During the first idle phase of the IUT's WUP the UT issues the CHI command DEFERRED\_READY.
- 4) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) and  $vPOC!CHIReadyRequest = true$  and issues the command CLEAR\_DEFERRED, 2 500  $\mu T$  after the CHI command DEFERRED\_READY.
- 5) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) and  $vPOC!CHIReadyRequest = false$ , 2 500  $\mu T$  after the CHI command CLEAR\_DEFERRED.
- 6) It is verified (UT) that the IUT is in state *POC:ready* ( $vPOC!State = READY$ ) and that  $vPOC!WakeupStatus = TRANSMITTED$  and  $vPOC!CHIReadyRequest = false$  (2 500 +  $pdListenTimeout$  +  $pWakeupPattern * (gdWakeupTxIdle + gdWakeupTxActive) * gdBit / pdMicrotick$ )  $\mu T$  after the CHI command WAKEUP.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state.

#### 7.3.5.9.4 Command DEFERRED\_HALT – Command CLEAR\_DEFERRED

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:wakeup send* state. Verify correct behaviour of the CHI command CLEAR\_DEFERRED in *POC:wakeup send* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup send* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

**Test instance 1 – DEFERRED\_HALT and CLEAR\_DEFERRED command during POC:wakeup send:**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP.
- 2) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) and  $vPOC!CHIHaltRequest = false$ , 2 500  $\mu T$  after the CHI command WAKEUP.
- 3) During the first idle phase of the IUT's WUP, the UT issues the command DEFERRED\_HALT.
- 4) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) and  $vPOC!CHIHaltRequest = true$  and issues the command CLEAR\_DEFERRED, 2 500  $\mu T$  after the CHI command DEFERRED\_HALT.
- 5) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) and  $vPOC!CHIHaltRequest = false$ , 2 500  $\mu T$  after the CHI command CLEAR\_DEFERRED.
- 6) It is verified (UT) that the IUT is in state *POC:ready* ( $vPOC!State = READY$ ) and that  $vPOC!WakeupStatus = TRANSMITTED$  and  $vPOC!CHIHaltRequest = false$  (2 500 +  $pdListenTimeout$  +  $pWakeupPattern * (gdWakeupTxIdle + gdWakeupTxActive) * gdBit / pdMicrotick$ )  $\mu T$  after the CHI command WAKEUP.
- 7) The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

**Test instance 2 – DEFERRED\_HALT command during POC:wakeup send:**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP.
- 2) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) 2 500  $\mu T$  after the CHI command WAKEUP.
- 3) During the first idle phase of the IUT's WUP the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command DEFERRED\_HALT.
- 4) It is verified (UT) that the IUT is in state *POC:halt* ( $vPOC!State = HALT$ ) and that  $vPOC!CHIHaltRequest = true$  and  $vPOC!WakeupStatus = TRANSMITTED$  (2 500 +  $pdListenTimeout$  +  $pWakeupPattern * (gdWakeupTxIdle + gdWakeupTxActive) * gdBit / pdMicrotick$ )  $\mu T$  after the CHI command WAKEUP.
- 5) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

**7.3.5.10 POC:wakeup detect**

**7.3.5.10.1 Command IMMEDIATE\_READY**

— **Test purpose**

Verify correct behaviour after CHI command IMMEDIATE\_READY in *POC:wakeup detect* state.

Verify the correct behaviour of IUT regarding write access to the protocol and buffer configuration data (Class 1 and Class 2) in *POC:wakeup detect* state and the reset of *vPOC!WakeupStatus* after CHI command WAKEUP. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup detect* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

Table 159 defines the two different buffer configuration data sets for *POC:wakeup detect* – command IMMEDIATE\_READY.

**Table 159 — Two different buffer configuration data sets for POC:wakeup detect – command IMMEDIATE\_READY**

<b>Buffer Configuration Data Class 1</b>	<b>Set 1</b>	<b>Set 2</b>
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
<b>Buffer Configuration Data Class 2</b>		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration and configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 4) The UT configures
  - (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than *POC:config*.

- (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.
  - (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.
- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
  - 6) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP (*vPOC!State = WAKEUP* and *vPOC!WakeupStatus = UNDEFINED*). During the first idle phase of the IUT's WUP, the LT generates a low phase of length  $cdWakeupMaxCollision + 1$  *gdBit* on the wakeup channel *pWakeupChannel* (*t1* is the start of the high phase).
- 2) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 3) The UT configures MB with the buffer configuration data set 2.
- 4) By reading the configuration data of MB, it is verified (UT) that
  - (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).
  - (c) the Class 1 message buffer configuration data of MB matches set 1 and the Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).
- 5) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command IMMEDIATE\_READY at  $(t1 + pdListenTimeout / 2)$   $\mu$ T.
- 6) It is verified (UT) that the IUT is in *POC:ready* state (*vPOC!State = READY*) and that the wakeup status *vPOC!WakeupStatus = COLLISION\_UNKNOWN* 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY. It is also verified (UT) that the IUT did not generate any interrupt request.
- 7) The UT triggers the wakeup process with the CHI command WAKEUP.
- 8) It is verified (UT) that the IUT is in a wakeup state (*vPOC!State = WAKEUP*) and that the wakeup status *vPOC!WakeupStatus = UNDEFINED* 2 500  $\mu$ T after the CHI command WAKEUP.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The IUT performs the expected state transitions and resets *vPOC!WakeupStatus* to *UNDEFINED*. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:wakeup detect* state. Write access to buffer configuration data is as configured in *POC:config* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready* state.

### 7.3.5.10.2 Command FREEZE

#### — Test purpose

Verify correct behaviour after CHI command FREEZE in *POC:wakeup detect* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup detect* to *POC:halt*, initiated by the CHI command FREEZE).

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP ( $vPOC!State = WAKEUP$  and  $vPOC!WakeupStatus = UNDEFINED$ ).
- 2) During the first idle phase of the IUT's WUP, the LT generates a low phase of length  $cdWakeupMaxCollision + 1$  *gdBit* on the wakeup channel *pWakeupChannel* ( $t_1$  is the start of the high phase).
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command FREEZE at  $(t_1 + 2\ 500)$   $\mu T$  and latest at  $(t_1 + pdListenTimeout / 2)$   $\mu T$ .
- 4) It is verified (UT)  $2\ 500$   $\mu T$  after the CHI command FREEZE that the IUT is in *POC:halt* state ( $vPOC!State = WAKEUP$  and  $vPOC!Freeze = true$ ) and that the wakeup status  $vPOC!WakeupStatus = COLLISION\_UNKNOWN$ .
- 5) It is verified (UT) that the IUT did not generate any interrupt request.

#### — Postamble

None. The IUT is already in *POC:halt* state.

#### — Pass criteria

The IUT performs the expected state transitions. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt* state.

### 7.3.5.10.3 Command DEFERRED\_READY

#### — Test purpose

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:wakeup detect* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup detect* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP ( $vPOC!State = WAKEUP$  and  $vPOC!WakeupStatus = UNDEFINED$ ).
- 2) During the first idle phase of the IUT's WUP, the LT generates a low phase of length  $cdWakeupMaxCollision + 1$  *gdBit* on the wakeup channel *pWakeupChannel* ( $t_1$  is the start of the high phase).
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_READY at  $(t_1 + 2\,500)\,\mu T$  and latest at  $(t_1 + pdListenTimeout / 2)\,\mu T$ .
- 4) It is verified (UT) that the IUT is in *POC:ready* state ( $vPOC!State = READY$ ) and that the wakeup status  $vPOC!WakeupStatus = COLLISION\_UNKNOWN$   $2\,500\,\mu T$  after the CHI command DEFERRED\_READY.
- 5) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state.

#### 7.3.5.10.4 Command DEFERRED\_HALT

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:wakeup detect* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:wakeup detect* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP (*vPOC!State = WAKEUP* and *vPOC!WakeupStatus = UNDEFINED*).
- 2) During the first idle phase of the IUT's WUP, the LT generates a low phase of length  $cdWakeupMaxCollision + 1$  *gdBit* on the wakeup channel *pWakeupChannel* ( $t_1$  is the start of the high phase).
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_HALT at  $(t_1 + 2\,500)\,\mu\text{T}$  and latest at  $(t_1 + pdListenTimeout / 2)\,\mu\text{T}$ .
- 4) It is verified (UT)  $2\,500\,\mu\text{T}$  after the CHI command DEFERRED\_HALT that the IUT is in *POC:halt* state (*vPOC!State = HALT*) and that the wakeup status *vPOC!WakeupStatus = COLLISION\_UNKNOWN*.
- 5) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.



### 7.3.5.11 POC:coldstart listen

#### 7.3.5.11.1 Command IMMEDIATE\_READY

— **Test purpose**

Verify correct behaviour after CHI command IMMEDIATE\_READY in *POC:coldstart listen* state. Verify the correct behaviour of IUT regarding write access to the protocol and buffer configuration data (Class 1 and Class 2) in *POC:coldstart listen* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart listen* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

Table 160 defines the two different buffer configuration data sets for *POC:coldstart listen* – command IMMEDIATE\_READY.

**Table 160 — Two different buffer configuration data sets for POC:coldstart listen – command IMMEDIATE\_READY**

Buffer Configuration Data Class 1	Set 1	Set 2
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
Buffer Configuration Data Class 2		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 5) The UT configures
  - (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than *POC:config*.

- (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.
  - (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.
- 6) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
  - 7) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 500  $\mu$ T after the CHI command CONFIG\_COMPLETE.
  - 8) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) 2 500  $\mu$ T after the CHI command ALLOW\_COLDSTART, the UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 3) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 4) The UT configures MB with the buffer configuration data set 2.
- 5) By reading the configuration data of MB, it is verified (UT) that
  - (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).
  - (c) the Class 1 message buffer configuration data of MB matches set 1 and the Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).
- 6) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command IMMEDIATE\_READY (*pdListenTimeout* – 2 500)  $\mu$ T after the CHI command RUN.
- 7) It is verified (UT) that the IUT is in *POC:ready* state (*vPOC!State = READY*) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY.
- 8) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:coldstart listen* state. Write access to buffer configuration data is

as configured in *POC:config* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready*.

### 7.3.5.11.2 Command FREEZE

#### — Test purpose

Verify correct behaviour after CHI command FREEZE in *POC:coldstart listen* state. It is also verified that no interrupt is indicated after the state transition to the *POC:halt* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart listen* to *POC:halt*, initiated by the CHI command FREEZE).

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART 2 500  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) 2 500  $\mu$ T after the CHI command ALLOW\_COLDSTART, the UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command FREEZE 3 000  $\mu$ T after the CHI command RUN.
- 4) It is verified (UT) that the IUT is in *POC:halt* state ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART\_LISTEN$  and  $vPOC!Freeze = true$ ) 2 500  $\mu$ T after the CHI command FREEZE.
- 5) It is verified (UT) that the IUT did not generate any interrupt request.

#### — Postamble

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt*.

**7.3.5.11.3 Command DEFERRED\_READY**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:coldstart listen* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart listen* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 500  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) 2 500  $\mu$ T after the CHI command ALLOW\_COLDSTART, the UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command DEFERRED\_READY 3 000  $\mu$ T after the CHI command RUN.
- 4) It is verified (UT) that the IUT is in *POC:ready* state (*vPOC!State = READY*) 2 500  $\mu$ T after the CHI command DEFERRED\_READY.
- 5) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state.

**7.3.5.11.4 Command DEFERRED\_HALT**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:coldstart listen* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart listen* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART 2 500  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) 2 500  $\mu$ T after the CHI command ALLOW\_COLDSTART, the UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command DEFERRED\_HALT 3 000  $\mu$ T after the CHI command RUN.
- 4) It is verified (UT) that the IUT is in *POC:halt* state ( $vPOC!State = HALT$ ) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT.
- 5) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

**7.3.5.12 POC:coldstart collision resolution**

**7.3.5.12.1 Command IMMEDIATE\_READY**

— **Test purpose**

Verify correct behaviour after the command IMMEDIATE\_READY in *POC:coldstart collision resolution* state. Verify the correct behaviour of IUT regarding write access to the protocol and buffer configuration data (Class 1 and Class 2) in *POC:coldstart collision resolution* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart collision resolution* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

Table 161 defines the two different buffer configuration data sets for *POC:coldstart collision resolution* – command IMMEDIATE\_READY.

**Table 161 — Two different buffer configuration data sets for POC:coldstart collision resolution – command IMMEDIATE\_READY**

<b>Buffer Configuration Data Class 1</b>	<b>Set 1</b>	<b>Set 2</b>
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
<b>Buffer Configuration Data Class 2</b>		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration and configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 4) The UT configures

- (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than *POC:config*.
  - (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.
  - (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.
- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
  - 6) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 500  $\mu$ T after the CHI command CONFIG\_COMPLETE.
  - 7) The UT initiates the startup procedure with the CHI command RUN 2 500  $\mu$ T after the CHI command ALLOW\_COLDSTART.
  - 8) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
  - 9) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) It is verified (LT) that the IUT sends a CAS starting within [*pdListenTimeout*, *pdListenTimeout* + 2 000]  $\mu$ T after the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*) (2 500 + *pdListenTimeout*)  $\mu$ T after the CHI command RUN.
- 3) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data in *POC:coldstart collision resolution* state (2 500 + *gdStaticSlot* \* *gdMacroTick* / *pdMicroTick* + *pdListenTimeout*)  $\mu$ T after the CHI command RUN.
- 4) The UT configures MB with the buffer configuration data set 2.
- 5) By reading the configuration data of MB, it is verified (UT) that
  - (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).
  - (c) the Class 1 message buffer configuration data of MB matches set 1 and the Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).
- 6) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command IMMEDIATE\_READY after protocol and buffer configuration check.
- 7) It is verified (UT) that the IUT is in *POC:ready* state (*vPOC!State = READY*) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY.
- 8) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:coldstart collision resolution* state. Write access to buffer configuration data is as configured in *POC:config* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready*.

**7.3.5.12.2 Command FREEZE**

— **Test purpose**

Verify correct behaviour after the command FREEZE in *POC:coldstart collision resolution* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart collision resolution* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 500  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 500  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) It is verified (LT) that the IUT sends a CAS starting within [*pdListenTimeout*, *pdListenTimeout* + 2 000]  $\mu$ T after the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*) (2 500 + *pdListenTimeout*)  $\mu$ T after the CHI command RUN



- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command FREEZE (2 500 +  $gdStaticSlot * gdMacroTICK / pdMicroTICK + pdListenTimeout$ )  $\mu$ T after the CHI command RUN.
- 4) It is verified (UT) that the IUT is in *POC:halt* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$  and  $vPOC!Freeze = true$ ) 2 500  $\mu$ T after the CHI command FREEZE.
- 5) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt*.

**7.3.5.12.3 Command DEFERRED\_READY - Command CLEAR\_DEFERRED**

— **Test purpose**

Verify correct behaviour after the command DEFERRED\_READY and CLEAR\_DEFERRED in *POC:coldstart collision resolution* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart collision resolution* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 4) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART 2 500  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 5) The UT initiates the startup procedure with the CHI command RUN 2 500  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 6) It is checked (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— Test execution

**Test instance 1 – IUT would leave state *POC:coldstart collision resolution* to *POC:ready (DEFERRED\_READY)* without *CLEAR\_DEFERRED* command:**

- 1) It is verified (LT) that the IUT sends a CAS starting within [ $pdListenTimeout$ ;  $pdListenTimeout + 2\ 000$ ]  $\mu$ T after the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$  and  $vPOC!CHIReadyRequest = false$ ) ( $2\ 500 + pdListenTimeout$ )  $\mu$ T after the CHI command RUN
- 3) In cycle 0, 500  $\mu$ T after cycle start, the UT issues the CHI command DEFERRED\_READY.
- 4) It is verified (UT) that the IUT has set  $vPOC!CHIReadyRequest = true$  2 500  $\mu$ T after the CHI command DEFERRED\_READY.
- 5) In cycle 0, 5 500  $\mu$ T after cycle start, the UT issues the CHI command CLEAR\_DEFERRED.
- 6) It is verified (UT) that the IUT has reset  $vPOC!CHIReadyRequest = false$  2 500  $\mu$ T after the CHI command CLEAR\_DEFERRED.
- 7) In cycle 1, 500  $\mu$ T after cycle start it is verified (UT) that the IUT is still in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$  and  $vPOC!CHIReadyRequest = false$ ).

**Test instance 2 – IUT would stay in state *POC:coldstart collision resolution* without *DEFERRED\_READY* command:**

- 1) It is verified (LT) that the IUT sends a CAS starting within [ $pdListenTimeout$ ;  $pdListenTimeout + 2\ 000$ ]  $\mu$ T after the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$  and  $vPOC!CHIReadyRequest = false$ ) ( $2\ 500 + pdListenTimeout$ )  $\mu$ T after the CHI command RUN.
- 3) In cycle 0, 3 000  $\mu$ T after cycle start, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_READY.
- 4) 2 500  $\mu$ T after the CHI command DEFERRED\_READY it is verified (UT) that the IUT set  $vPOC!CHIReadyRequest = true$ . The LT starts to generate
  - (a) nothing.
  - (b, c) a header of a sync frame with slot ID 2 (null frame indicator and sync frame indicator are set to '1', reserved bit, startup frame indicator and payload preamble indicator are set to '0', the payload length is 1, the cycle count 1) plus the BSS preceding the frames payload section on (b) channel A and (c) channel B.
  - (d, e) a CAS of length  $cdCASRxLowMin$  on (d) channel A and (e) channel B.
- 5) It is verified (UT) that the IUT is in *POC:ready* state ( $vPOC!State = READY$ )
  - (a)  $(500 + pMicroPerCycle)$   $\mu$ T
  - (b, c)  $(500 + 2\ 500 + (gdTSSTransmitter + 53) * gdBit / pdMicrotick)$   $\mu$ T
  - (d, e)  $(500 + 2\ 500 + cdCASRxLowMin * gdBit / pdMicrotick)$   $\mu$ T

after the CHI command DEFERRED\_READY.

- 6) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state (test instance 2).

#### 7.3.5.12.4 Command DEFERRED\_HALT - Command CLEAR\_DEFERRED

— **Test purpose**

Verify correct behaviour after the command DEFERRED\_HALT and CLEAR\_DEFERRED in *POC:coldstart collision resolution* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart collision resolution* check to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 4) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART 2 500  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 5) The UT initiates the startup procedure with the CHI command RUN 2 500  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 6) It is checked (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

**Test instance 1 – IUT would leave state *POC:coldstart collision resolution* to *POC:halt* (DEFERRED\_HALT) without CLEAR\_DEFERRED command:**

- 1) It is verified (LT) that the IUT sends a CAS starting within [ $pdListenTimeout$ ;  $pdListenTimeout + 2\ 000$ ]  $\mu$ T after the CHI command RUN.

- 2) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$  and  $vPOC!CHIHaltRequest = false$ ) ( $2\ 500 + pdListenTimeout$ )  $\mu T$  after the CHI command RUN
- 3) In cycle 0, 3 000  $\mu T$  after cycle start, the UT issues the CHI command DEFERRED\_HALT.
- 4) It is verified (UT) that the IUT has set  $vPOC!CHIHaltRequest = true$  2 500  $\mu T$  after the CHI command DEFERRED\_HALT.
- 5) In cycle 0, 5500  $\mu T$  after cycle start, the UT issues the CHI command CLEAR\_DEFERRED.
- 6) It is verified (UT) that the IUT has reset  $vPOC!CHIHaltRequest = false$  2 500  $\mu T$  after the CHI command CLEAR\_DEFERRED.
- 7) In cycle 1, 500  $\mu T$  after cycle start it is verified (UT) that the IUT is still in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$  and  $vPOC!CHIHaltRequest = false$ ).
- 8) The UT sets the IUT into *POC:halt* state with the command FREEZE.

**Test instance 2 – IUT would stay in state *POC:coldstart collision resolution* without DEFERRED\_HALT command:**

- 1) It is verified (LT) that the IUT sends a CAS starting within [ $pdListenTimeout$ ;  $pdListenTimeout + 2\ 000$ ]  $\mu T$  after the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$  and  $vPOC!CHIHaltRequest = false$ ) ( $2\ 500 + pdListenTimeout$ )  $\mu T$  after the CHI command RUN
- 3) In cycle 0, 2 500  $\mu T$  after cycle start, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_HALT.
- 4) 2 500  $\mu T$  after the CHI command DEFERRED\_HALT it is verified (UT) that the IUT set  $vPOC!CHIHaltRequest = true$ . The LT starts to generate
  - (a) nothing.
  - (b, c) a header of a sync frame with slot ID 2 (null frame indicator and sync frame indicator are set to '1', reserved bit, startup frame indicator and payload preamble indicator are set to '0', the payload length is 1, the cycle count 1) plus the BSS preceding the frames payload section on (b) channel A and (c) channel B.
  - (d, e) a CAS of length  $cdCASRxLowMin$  on (d) channel A and (e) channel B.
- 5) It is verified (UT) that the IUT is in *POC:halt* state ( $vPOC!State = HALT$ )
  - (a)  $(500 + pMicroPerCycle)$   $\mu T$
  - (b, c)  $(500 + 2\ 500 + (gdTSSTransmitter + 53) * gdBit / pdMicrotick)$   $\mu T$
  - (d, e)  $(500 + 2\ 500 + cdCASRxLowMin * gdBit / pdMicrotick)$   $\mu T$after the CHI command DEFERRED\_HALT.
- 6) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state. (test instance 2)

**7.3.5.13 POC:coldstart consistency check**

**7.3.5.13.1 Command IMMEDIATE\_READY**

— **Test purpose**

Verify correct behaviour after the command IMMEDIATE\_READY in *POC:coldstart consistency check* state. Verify the correct behaviour of IUT regarding write access to the protocol and buffer configuration data (Class 1 and Class 2) in *POC:coldstart consistency check* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart consistency check* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

Table 162 defines the two different buffer configuration data sets for *POC:coldstart consistency check* – command IMMEDIATE\_READY.

**Table 162 — Two different buffer configuration data sets for POC:coldstart consistency check – command IMMEDIATE\_READY**

Buffer Configuration Data Class 1	Set 1	Set 2
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
Buffer Configuration Data Class 2		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).

- 3) The UT configures the IUT with the given configuration and configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 4) The UT configures
  - (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than *POC:config*.
  - (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.
  - (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.
- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 6) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 7) The UT initiates the startup procedure with the CHI command RUN.
- 8) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 9) It is checked (LT) that the IUT sends a CAS.
- 10) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*).
- 11) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.
- 12) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).
- 2) It is verified (LT) that the IUT sends a startup frame in slot 1 of cycle 4.
- 3) In cycle 4, the LT simulates a startup frame in slot 2.
- 4) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 5) The UT configures MB with the buffer configuration data set 2.
- 6) By reading the configuration data of MB, it is verified (UT) that
  - (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).

- (c) the Class 1 message buffer configuration data of MB matches set 1 and the Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).
- 7) In the NIT of cycle 4 the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command IMMEDIATE\_READY after protocol and buffer configuration check.
- 8) It is verified (UT) that the IUT is in *POC:ready* state ( $vPOC!State = READY$ ) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY.
- 9) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:coldstart consistency check* state. Write access to buffer configuration data is as configured in *POC:config* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready*.

### 7.3.5.13.2 Command FREEZE

— **Test purpose**

Verify correct behaviour after the command FREEZE in *POC:coldstart consistency check* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart consistency check* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.

- 9) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$ ).
- 10) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.
- 11) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK$  and  $vPOC!Freeze = false$ ).
- 2) In cycle 4, the LT simulates a startup frame in slot 2.
- 3) In slot 3 of cycle 4, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command FREEZE.
- 4) It is verified (UT) that the IUT is in *POC:halt* state ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK$  and  $vPOC!Freeze = true$ ) 2 500  $\mu$ T after the CHI command FREEZE.
- 5) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt*.

### 7.3.5.13.3 Command DEFERRED\_READY - Command CLEAR\_DEFERRED

— **Test purpose**

Verify correct behaviour after the command DEFERRED\_READY and CLEAR\_DEFERRED in *POC:coldstart consistency check* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart consistency check* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.



- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*).
- 10) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.
- 11) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

##### **Test instance 1 – IUT would leave state *POC:coldstart consistency check* to *POC:ready (DEFERRED\_READY)* without CLEAR\_DEFERRED command:**

- 1) In cycle 4, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*) and *vPOC!CHIReadyRequest = false*.
- 2) It is verified (LT) that the IUT sends startup frames in slot 1 of cycle 4 and 5.
- 3) In cycles 4 and 5, the LT simulates startup frames in slot 2.
- 4) In cycle 4, 1 000  $\mu$ T after cycle start, the UT issues the command DEFERRED\_READY.
- 5) In cycle 4, 2 500  $\mu$ T after the CHI command DEFERRED\_READY, it is verified (UT) that the IUT has set *vPOC!CHIReadyRequest = true*.
- 6) In cycle 4, 3 000  $\mu$ T after the CHI command DEFERRED\_READY, the UT issues the command CLEAR\_DEFERRED.
- 7) In cycle 4, 2 500  $\mu$ T after the CHI command CLEAR\_DEFERRED, it is verified (UT) that the IUT has reset *vPOC!CHIReadyRequest = false*.
- 8) In cycle 5, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is still in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*) and *vPOC!CHIReadyRequest = false*.

##### **Test instance 2 – IUT would stay in state *POC:coldstart consistency check* without DEFERRED\_READY command:**

- 1) In cycle 4, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*) and *vPOC!CHIReadyRequest = false*.
- 2) It is verified (LT) that the IUT sends startup frames in slot 1 of cycle 4 and 5.
- 3) In cycles 4 and 5, the LT simulates startup frames in slot 2.

- 4) In cycle 4, 1 000  $\mu$ T after cycle start, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command DEFERRED\_READY.
- 5) In cycle 4, 2 500  $\mu$ T after the CHI command DEFERRED\_READY, it is verified (UT) that the IUT has set *vPOC!CHIReadyRequest* = true.
- 6) In cycle 5, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in *POC:ready* state (*vPOC!State* = *READY*) and *vPOC!CHIReadyRequest* = true.
- 7) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state (test instance 2).

#### 7.3.5.13.4 Command DEFERRED\_HALT - Command CLEAR\_DEFERRED

— **Test purpose**

Verify correct behaviour after the command DEFERRED\_HALT and CLEAR\_DEFERRED in *POC:coldstart consistency check* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart consistency check* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State* = *READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.

- 9) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_COLLISION\_RESOLUTION*).
- 10) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.
- 11) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

**Test instance 1 – IUT would leave state *POC:coldstart consistency check* to *POC:halt (DEFERRED\_HALT)* without *CLEAR\_DEFERRED* command:**

- 1) In cycle 4, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_CONSISTENCY\_CHECK*) and *vPOC!CHIHaltRequest* = false.
- 2) It is verified (LT) that the IUT sends startup frames in slot 1 of cycle 4 and 5.
- 3) In cycles 4 and 5, the LT simulates startup frames in slot 2.
- 4) In cycle 4, 1 000  $\mu$ T after cycle start, the UT issues the command *DEFERRED\_HALT*.
- 5) In cycle 4, 2 500  $\mu$ T after the CHI command *DEFERRED\_HALT*, it is verified (UT) that the IUT has set *vPOC!CHIHaltRequest* = true.
- 6) In cycle 4, 3 000  $\mu$ T after the CHI command *DEFERRED\_HALT*, the UT issues the command *CLEAR\_DEFERRED*.
- 7) In cycle 4, 2 500  $\mu$ T after the CHI command *CLEAR\_DEFERRED*, it is verified (UT) that the IUT has reset *vPOC!CHIHaltRequest* = false.
- 8) In cycle 5, 500  $\mu$ T after cycle start, it is verified (UT) that that the IUT is still in the *POC:coldstart consistency check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_CONSISTENCY\_CHECK*) and *vPOC!CHIHaltRequest* = false.
- 9) The UT sets the IUT into *POC:halt* state with the CHI command *FREEZE*.

**Test instance 2 – IUT would stay in state *POC:coldstart consistency check* without *DEFERRED\_HALT* command:**

- 1) In cycle 4, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_CONSISTENCY\_CHECK*) and *vPOC!CHIHaltRequest* = false.
- 2) It is verified (LT) that the IUT sends startup frames in slot 1 of cycle 4 and 5.
- 3) In cycles 4 and 5, the LT simulates startup frames in slot 2.
- 4) In cycle 4, 1 000  $\mu$ T after cycle start, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command *DEFERRED\_HALT*.
- 5) In cycle 4, 2 500  $\mu$ T after the CHI command *DEFERRED\_HALT*, it is verified (UT) that the IUT has set *vPOC!CHIHaltRequest* = true.
- 6) In cycle 5, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in *POC:halt* state (*vPOC!State* = *HALT*) and *vPOC!CHIHaltRequest* = true.

- 7) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state (test instance 2).

**7.3.5.14 POC:coldstart gap**

**7.3.5.14.1 Command IMMEDIATE\_READY**

— **Test purpose**

Verify correct behaviour after CHI command IMMEDIATE\_READY in *POC:coldstart gap* state. Verify read and write access to configuration data (including buffer configuration) in *POC:coldstart gap* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart gap* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

Table 163 defines the two different buffer configuration data sets for *POC:coldstart gap* – command IMMEDIATE\_READY.

**Table 163 — Two different buffer configuration data sets for POC:coldstart gap – command IMMEDIATE\_READY**

Buffer Configuration Data Class 1	Set 1	Set 2
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
Buffer Configuration Data Class 2		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).

- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration and configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 4) The UT configures
  - (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than *POC:config*.
  - (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.
  - (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.
- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 6) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 7) The UT initiates the startup procedure with the CHI command RUN.
- 8) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 9) It is checked (LT) that the IUT sends a CAS.
- 10) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*).
- 11) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.
- 12) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).
- 13) It is checked (LT) that the IUT sends a startup frame in slot 1 of cycle 4.
- 14) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) In cycle 5, 500  $\mu$ T after cycle start and latest 3 000  $\mu$ T before NIT, it is verified (UT) that the IUT is in the *POC:coldstart gap* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_GAP*).
- 2) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 3) The UT configures MB with the buffer configuration data set 2.
- 4) By reading the configuration data of MB, it is verified (UT) that
  - (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).

- (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).
  - (c) the Class 1 message buffer configuration data of MB matches set 1 and the Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).
- 5) In cycle 5, 2 000  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command IMMEDIATE\_READY.
  - 6) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*) and that the startup state is undefined (*vPOC!StartupState = UNDEFINED*).
  - 7) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions accordingly. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:coldstart gap* state. Write access to buffer configuration data is as configured in *POC:config* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready*.

#### 7.3.5.14.2 Command FREEZE

— **Test purpose**

Verify correct behaviour after CHI command FREEZE in *POC:coldstart gap* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart gap* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 6) The UT initiates the startup procedure with the CHI command RUN.

- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_COLLISION_RESOLUTION$ ).
- 10) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.
- 11) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:coldstart consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_CONSISTENCY_CHECK$ ).
- 12) It is checked (LT) that the IUT sends a startup frame in slot 1 of cycle 4.
- 13) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 5, 500  $\mu$ T after cycle start and latest 3 000  $\mu$ T before NIT, it is verified (UT) that the IUT is in the *POC:coldstart gap* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_GAP$ ).
- 2) In cycle 5, earliest 3 000  $\mu$ T before NIT and latest 2 000  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command FREEZE.
- 3) 2 500  $\mu$ T after the CHI command FREEZE it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART_GAP$  and  $vPOC!Freeze = true$ ).
- 4) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the state transition to *POC:halt* and the  $vPOC!Freeze$  is set accordingly. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt*.

**7.3.5.14.3 Command DEFERRED\_READY**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:coldstart gap* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart gap* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART.
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) It is checked (UT) that the IUT is in the  $POC:coldstart listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) 2 500  $\mu T$  after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500  $\mu T$  after cycle start and before cycle end, it is checked (UT) that the IUT is in the  $POC:coldstart collision resolution$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$ ).
- 10) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.
- 11) In cycle 4, 500  $\mu T$  after cycle start and before NIT, it is checked (UT) that the IUT is in the  $POC:coldstart consistency check$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK$ ).
- 12) It is checked (LT) that the IUT sends a startup frame in slot 1 of cycle 4.
- 13) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 5, 500  $\mu T$  after cycle start and latest 3 000  $\mu T$  before NIT, it is verified (UT) that the IUT is in the  $POC:coldstart gap$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_GAP$ ).
- 2) In cycle 5, earliest 3 000  $\mu T$  before NIT and latest 2 000  $\mu T$  before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_READY.
- 3) 2 500  $\mu T$  after the CHI command DEFERRED\_READY it is verified (UT) that the IUT has entered the  $POC:ready$  state ( $vPOC!State = READY$ ), that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ) and that  $vPOC!CHIReadyRequest = false$ .
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.



— **Pass criteria**

The IUT performs the state transition to *POC:ready* accordingly. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state.

**7.3.5.14.4 Command DEFERRED\_HALT**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:coldstart gap* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration coldstart* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART.
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$ ).
- 10) It is checked (LT) that the IUT sends startup frames in slot 2 of cycles 0 to 3.
- 11) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:coldstart consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK$ ).
- 12) It is checked (LT) that the IUT sends a startup frame in slot 2 of cycle 4.
- 13) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 5, 500  $\mu$ T after cycle start and latest 3 000  $\mu$ T before NIT, it is verified (UT) that the IUT is in the *POC:coldstart gap* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_GAP*).
- 2) In cycle 5, earliest 3 000  $\mu$ T before NIT and latest 2 000  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_HALT.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = HALT*) and that *vPOC!CHIHaltRequest = false*.
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the state transition to *POC:halt* accordingly and the *vPOC!CHIHaltRequest* is reset. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

**7.3.5.15 POC:initialize schedule**

**7.3.5.15.1 Command IMMEDIATE\_READY**

— **Test purpose**

Verify correct behaviour after CHI command IMMEDIATE\_READY in *POC:initialize schedule* state. Verify the correct behaviour of IUT regarding write access to the protocol and buffer configuration data (Class 1 and Class 2) in *POC:initialize schedule* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:initialize schedule* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

Table 164 defines the two different buffer configuration data sets for *POC:initialize schedule* – command IMMEDIATE\_READY.

**Table 164 — Two different buffer configuration data sets for POC:initialize schedule – command IMMEDIATE\_READY**

Buffer Configuration Data Class 1	Set 1	Set 2
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
Buffer Configuration Data Class 2		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration and configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 4) The UT configures
  - (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than *POC:config*.
  - (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.
  - (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.
- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 9) The LT simulates startup frames in slot 2 of cycles 0 to 2.
- 10) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 0, 500  $\mu$ T after the start of slot 3 and 3 000  $\mu$ T before NIT, it is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*).
- 2) In cycle 0, 500  $\mu$ T after the start of slot 3 it is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 3) The UT configures MB with the buffer configuration data set 2.
- 4) By reading the configuration data of MB, it is verified (UT) that
  - (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).
  - (c) the Class 1 message buffer configuration data of MB matches set 1 and the Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).
- 5) In cycle 0, 2 000  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command *IMMEDIATE\_READY*.
- 6) 2 500  $\mu$ T after the CHI command *IMMEDIATE\_READY* it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State* = *READY*) and that the startup state is undefined (*vPOC!StartupState* = *UNDEFINED*).
- 7) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command *FREEZE*.

— **Pass criteria**

The IUT performs the expected state transitions accordingly. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:coldstart listen* state. Write access to buffer configuration data is as configured in *POC:config* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready*.

**7.3.5.15.2 Command FREEZE**

— **Test purpose**

Verify correct behaviour after CHI command *FREEZE* in *POC:initialize schedule* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:initialize schedule* to *POC:halt*, initiated by the CHI command *FREEZE*).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 to 2.
- 9) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 0, 500  $\mu$ T after the start of slot 3 and 3 000  $\mu$ T before NIT, it is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ).
- 2) In cycle 0, earliest 3 000  $\mu$ T before NIT and latest 2 000  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command FREEZE.
- 3) 2 500  $\mu$ T after the CHI command FREEZE it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = INITIALIZE\_SCHEDULE$  and  $vPOC!Freeze = true$ ). It is also verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the state transition to *POC:halt* and the  $vPOC!Freeze$  is set accordingly. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt*.

### 7.3.5.15.3 Command ALLOW\_COLDSTART

— **Test purpose**

Verify correct behaviour after CHI command ALLOW\_COLDSTART in *POC:initialize schedule* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates a startup frame in slot 2 of cycle 0.

— **Test execution**

- 1) In cycle 0, 500  $\mu$ T after the start of slot 3 and 3 000  $\mu$ T before NIT, it is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ).
- 2) In cycle 0, 2 000  $\mu$ T before NIT, the UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART.
- 3) In cycle 1,  $(500 + pRateCorrectionOut)$   $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT has entered the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters the *POC:coldstart listen* startup state.

**7.3.5.15.4 Command DEFERRED\_READY**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:initialize schedule* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:initialize schedule* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 to 2.
- 9) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ).
- 2) In cycle 0, 500  $\mu$ T after the start of slot 3 and 2 000  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_READY.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_READY it is verified (UT) that the IUT has entered the *POC:ready* state ( $vPOC!State = READY$ ), that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ) and that  $vPOC!CHIReadyRequest = false$ .
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the state transition to *POC:ready* accordingly and the  $vPOC!CHIReadyRequest$  is reset. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state.

### 7.3.5.15.5 Command DEFERRED\_HALT

#### — Test purpose

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:initialize schedule* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:initialize schedule* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 to 2.
- 9) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) In cycle 0, 500  $\mu$ T after the start of slot 3 and 3 000  $\mu$ T before NIT, it is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*).
- 2) In cycle 0, earliest 3 000  $\mu$ T before NIT and latest 2 000  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_HALT.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = HALT*) and that *vPOC!CHIHaltRequest = false*.
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

#### — Postamble

None. The IUT is already in *POC:halt* state.



— **Pass criteria**

The IUT performs the state transition to *POC:halt* accordingly and the *vPOC!CHI!HaltRequest* is reset. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

**7.3.5.16 POC:integration coldstart check**

**7.3.5.16.1 Command IMMEDIATE\_READY**

— **Test purpose**

Verify correct behaviour after CHI command IMMEDIATE\_READY in *POC:integration coldstart check* state. Verify the correct behaviour of IUT regarding write access to the protocol and buffer configuration data (Class 1 and Class 2) in *POC:integration coldstart check* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration coldstart check* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

Table 165 defines the Two different buffer configuration data sets for *POC:integration coldstart check* – command IMMEDIATE\_READY.

**Table 165 — Two different buffer configuration data sets for POC:integration coldstart check – command IMMEDIATE\_READY**

Buffer Configuration Data Class 1	Set 1	Set 2
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
Buffer Configuration Data Class 2		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration and configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 4) The UT configures

- (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than *POC:config*.
  - (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.
  - (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.
- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
  - 6) The UT initiates the startup procedure with the CHI command RUN.
  - 7) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
  - 8) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
  - 9) The LT simulates startup frames in slot 2 of cycles 0 and 1.
  - 10) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*).
  - 11) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) In cycle 1, 500  $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK*)
- 2) In cycle 1, 500  $\mu$ T after the start of slot 3, it is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 3) The UT configures MB with the buffer configuration data set 2.
- 4) By reading the configuration data of MB, it is verified (UT) that
  - (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).
  - (c) the Class 1 message buffer configuration data of MB matches set 1 and the Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).
- 5) In cycle 2, 500  $\mu$ T after cycle start and 2 500  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command IMMEDIATE\_READY.
- 6) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*) and that the startup state is undefined (*vPOC!StartupState = UNDEFINED*).

7) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions accordingly. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:integration coldstart check* state. Write access to buffer configuration data is as configured in *POC:config* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready*.

### 7.3.5.16.2 Command FREEZE

— **Test purpose**

Verify correct behaviour after CHI command FREEZE in *POC:integration coldstart check* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration coldstart check* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500 µT after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 and 1.
- 9) In cycle 0, 500 µT after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*).
- 10) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 1, 500  $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_COLDSTART_CHECK$ ).
- 2) In cycle 2, 500  $\mu$ T after cycle start and 2 000  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command FREEZE.
- 3) 2 500  $\mu$ T after the CHI command FREEZE it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = INTEGRATION_COLDSTART_CHECK$  and  $vPOC!Freeze = true$ ).
- 4) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the state transition to *POC:halt* and the  $vPOC!Freeze$  is set accordingly. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt*.

**7.3.5.16.3 Command DEFERRED\_READY**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:integration coldstart check* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration coldstart check* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.

- 8) The LT simulates startup frames in slot 2 of cycles 0 and 1.
- 9) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ).
- 10) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 1, 500  $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK$ ).
- 2) In cycle 2, 500  $\mu$ T after cycle start and 2 500  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_READY.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_READY it is verified (UT) that the IUT has entered the *POC:ready* state ( $vPOC!State = READY$ ), that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ) and that  $vPOC!CHIReadyRequest = false$ .
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the state transition to *POC:ready* accordingly and the  $vPOC!CHIReadyRequest$  is not set. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state.

#### 7.3.5.16.4 Command DEFERRED\_HALT

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:integration coldstart check* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration coldstart check* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.

- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 and 1.
- 9) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*).
- 10) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 1, 500  $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK*).
- 2) In cycle 2, 500  $\mu$ T after cycle start and 2 500  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_HALT.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = HALT*) and that *vPOC!CHI!HaltRequest = false*.
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the state transition to *POC:halt* accordingly and the *vPOC!CHI!HaltRequest* is not set. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

**7.3.5.16.5 Command ALLOW\_COLDSTART**

— **Test purpose**

Verify correct behaviour after CHI command ALLOW\_COLDSTART in *POC:integration coldstart check* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 and 1.
- 9) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*).

— **Test execution**

- 1) In cycle 1, 500  $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK*).
- 2) In cycle 2, 500  $\mu$ T after cycle start and 2 000  $\mu$ T before NIT, the UT issues the CHI command ALLOW\_COLDSTART.
- 3) In cycle 3, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT has entered the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters the *POC:coldstart listen* startup state.

7.3.5.17 POC:coldstart join

7.3.5.17.1 Command IMMEDIATE\_READY

— Test purpose

Verify correct behaviour after CHI command IMMEDIATE\_READY in *POC:coldstart join* state. Verify the correct behaviour of IUT regarding write access to the protocol and buffer configuration data (Class 1 and Class 2) in *POC:coldstart join* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart join* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

— Applicability

SC, DC.

— Configuration

All basic configurations.

Table 166 defines the two different buffer configuration data sets for *POC:coldstart join* – command IMMEDIATE\_READY.

**Table 166 — Two different buffer configuration data sets for POC:coldstart join – command IMMEDIATE\_READY**

Buffer Configuration Data Class 1	Set 1	Set 2
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
Buffer Configuration Data Class 2		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration and configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 4) The UT configures
  - (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than *POC:config*.
  - (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.



- (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.
- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 9) The LT simulates startup frames in slot 2 of cycles 0 to 4.
- 10) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*).
- 11) In cycle 2, 500  $\mu$ T after the cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK*).
- 12) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 4, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart join* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_JOIN*).
- 2) In cycle 4, 500  $\mu$ T after the cycle start, it is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 3) The UT configures MB with the buffer configuration data set 2.
- 4) By reading the configuration data of MB, it is verified (UT) that
  - (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).
  - (c) the Class 1 message buffer configuration data of MB matches set 1 and the Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).
- 5) In cycle 5, 500  $\mu$ T after cycle start and latest 2 500  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command IMMEDIATE\_READY.
- 6) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*) and that the startup state is undefined (*vPOC!StartupState = UNDEFINED*).
- 7) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions accordingly. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:coldstart join* state. Write access to buffer configuration data is as configured in *POC:config* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready*.

**7.3.5.17.2 Command FREEZE**

— **Test purpose**

Verify correct behaviour after CHI command FREEZE in *POC:coldstart join* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart join* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 to 4.
- 9) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*).
- 10) In cycle 2, 500  $\mu$ T after the cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK*).
- 11) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_JOIN$ ).
- 2) In cycle 5, 500  $\mu$ T after cycle start and latest 2 000  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command FREEZE.
- 3) 2 500  $\mu$ T after the CHI command FREEZE it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = COLDSTART_JOIN$  and  $vPOC!Freeze = true$ ).
- 4) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the state transition to *POC:halt* state and the  $vPOC!Freeze$  is set accordingly. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt*.

**7.3.5.17.3 Command ALLOW\_COLDSTART**

— **Test purpose**

Verify correct behaviour after CHI command ALLOW\_COLDSTART in *POC:coldstart join* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 to 4.
- 9) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE_SCHEDULE$ ).

- 10) In cycle 2, 500  $\mu$ T after the cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:integration coldstart check state* ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_COLDSTART_CHECK$ ).

— **Test execution**

- 1) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart join state* ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_JOIN$ ).
- 2) In cycle 4, 500  $\mu$ T after cycle start and 2 000  $\mu$ T before NIT, the UT clears the *vColdstartInhibit* flag with the CHI command *ALLOW\_COLDSTART*.
- 3) In cycle 6, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:coldstart listen state* ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ ).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command *FREEZE*.

— **Pass criteria**

The IUT enters the *POC:coldstart listen* startup state.

#### 7.3.5.17.4 Command *DEFERRED\_READY* - Command *CLEAR\_DEFERRED*

— **Test purpose**

Verify correct behaviour after CHI command *DEFERRED\_READY* in *POC:coldstart join* state. Verify the correct behaviour after CHI command *CLEAR\_DEFERRED* in *POC:coldstart join* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart join* to *POC:ready*, initiated by the CHI command *DEFERRED\_READY*).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command *RUN*.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) 2 500  $\mu$ T after the CHI command *RUN*.
- 7) The LT simulates a  $CAS\ gdCycle \pm 0,25 * gdCycle$  after the CHI command *RUN*.

- 8) The LT simulates startup frames in slot 2 of cycles 0 to 5.
- 9) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*).
- 10) In cycle 2, 500  $\mu$ T after the cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_COLDSTART\_CHECK*).
- 11) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

##### **Test instance 1 – IUT would leave state *POC:coldstart join* to *POC:ready* (DEFERRED\_READY) without CLEAR\_DEFERRED command:**

- 1) In cycle 4, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart join* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_JOIN*) and that *vPOC!CHIReadyRequest* = false.
- 2) In cycle 4, 1 000  $\mu$ T after cycle start, the UT issues the CHI command DEFERRED\_READY.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_READY it is verified (UT) that *vPOC!CHIReadyRequest* = true.
- 4) 5 000  $\mu$ T after the CHI command DEFERRED\_READY and latest 3 000  $\mu$ T before NIT of cycle 4, the UT issues the CHI command CLEAR\_DEFERRED.
- 5) 2 500  $\mu$ T after the CHI command CLEAR\_DEFERRED it is verified (UT) that *vPOC!CHIReadyRequest* = false.
- 6) In cycle 5, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart join* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_JOIN*) and that *vPOC!CHIReadyRequest* = false.

##### **Test instance 2 – IUT would stay in state *POC:coldstart join* without DEFERRED\_READY command:**

- 1) In cycle 4, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart join* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_JOIN*) and that *vPOC!CHIReadyRequest* = false.
- 2) In cycle 4, 1 000  $\mu$ T after cycle start, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_READY.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_READY it is verified (UT) that *vPOC!CHIReadyRequest* = true.
- 4) In cycle 5, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State* = *READY*), that the startup state is undefined (*vPOC!StartupState* = *UNDEFINED*) and that *vPOC!CHIReadyRequest* = true.
- 5) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions accordingly. The IUT performs the state transition to *POC:ready* accordingly and *vPOC!CHIReadyRequest* is set. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state (test instance 2).

**7.3.5.17.5 Command DEFERRED\_HALT - Command CLEAR\_DEFERRED**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_HALT in *POC:coldstart join* state. Verify the correct behaviour after CHI command CLEAR\_DEFERRED in *POC:coldstart join* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:coldstart join* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 to 5.
- 9) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*).
- 10) In cycle 2, 500  $\mu$ T after the cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK*).
- 11) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

**Test instance 1 – IUT would leave state *POC:coldstart join* to *POC:halt* after DEFERRED\_HALT and without CLEAR\_DEFERRED command:**

- 1) In cycle 4, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_JOIN$ ) and that  $vPOC!CHIHaltRequest = false$ .
- 2) In cycle 4, 1 000  $\mu$ T after cycle start, the UT issues the CHI command DEFERRED\_HALT.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that  $vPOC!CHIHaltRequest = true$ .
- 4) 5 000  $\mu$ T after the CHI command DEFERRED\_HALT, the UT issues the CHI command CLEAR\_DEFERRED.
- 5) 2 500  $\mu$ T after the CHI command CLEAR\_DEFERRED it is verified (UT) that  $vPOC!CHIHaltRequest = false$ .
- 6) In cycle 5, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_JOIN$ ) and that  $vPOC!CHIHaltRequest = false$ .
- 7) The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

**Test instance 2 – IUT would stay in state *POC:coldstart join* without DEFERRED\_HALT command:**

- 1) In cycle 4, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_JOIN$ ) and that  $vPOC!CHIHaltRequest = false$ .
- 2) In cycle 4, 1 000  $\mu$ T after cycle start, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_HALT.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that  $vPOC!CHIHaltRequest = true$ .
- 4) In cycle 5, 500  $\mu$ T after cycle start, it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and that  $vPOC!CHIHaltRequest = true$ .
- 5) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transitions accordingly. The IUT performs the last state transition to *POC:halt* state accordingly and  $vPOC!CHIHaltRequest$  is set. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state (test instance 2).

### 7.3.5.18 POC:integration listen

#### 7.3.5.18.1 Command IMMEDIATE\_READY

##### — Test purpose

Verify correct behaviour after CHI command IMMEDIATE\_READY in *POC:integration listen* state. Verify the correct behaviour of IUT regarding write access to the protocol configuration data in *POC:integration listen* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration listen* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

##### — Applicability

SC, DC.

##### — Configuration

All basic configurations.

##### — Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

##### — Test execution

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 3) It is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 4) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command IMMEDIATE\_READY after the configuration verification.
- 5) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY it is verified (UT) that the IUT has entered the *POC:ready* state ( $vPOC!State = READY$ ) and that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ). It is also verified (UT) that the IUT did not generate any interrupt request.

##### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.



— **Pass criteria**

The IUT performs the expected state transitions accordingly. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:integration listen* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready*.

**7.3.5.18.2 Command FREEZE**

— **Test purpose**

Verify correct behaviour after CHI command FREEZE in *POC:integration listen* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration listen* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command FREEZE 3 000  $\mu$ T after the CHI command RUN.
- 4) 2 500  $\mu$ T after the CHI command FREEZE it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = STARTUP*, *vPOC!StartupState = INTEGRATION\_LISTEN* and *vPOC!Freeze = true*). It is also verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt*.

— **Pass criteria**

The IUT performs the state transition to *POC:halt* and the *vPOC!Freeze* is set accordingly. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt*.

### 7.3.5.18.3 Command ALLOW\_COLDSTART

— **Test purpose**

Verify correct behaviour after CHI command ALLOW\_COLDSTART in *POC:integration listen* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 3) 3 000  $\mu$ T after the CHI command RUN, the UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 4) 2 500  $\mu$ T after the CHI command ALLOW\_COLDSTART, it is verified (UT) that the IUT has entered the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters the *POC:coldstart listen* startup state.

### 7.3.5.18.4 Command DEFERRED\_READY

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:integration listen* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration listen* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the  $POC:integration\ listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_READY 3 000  $\mu$ T after the CHI command RUN.
- 4) 2 500  $\mu$ T after the CHI command DEFERRED\_READY it is verified (UT) that the IUT has entered the  $POC:ready$  state ( $vPOC!State = READY$ ), that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ) and that  $vPOC!CHIReadyRequest = false$ .
- 5) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the state transition to  $POC:ready$  accordingly and the  $vPOC!CHIReadyRequest$  is reset. The IUT indicates an interrupt request on the POC state transition to  $POC:ready$  state.

### 7.3.5.18.5 Command DEFERRED\_HALT

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_HALT in  $POC:integration\ listen$  state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from  $POC:integration\ listen$  to  $POC:halt$ , initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the  $POC:integration\ listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 3) The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_HALT 3 000  $\mu$ T after the CHI command RUN.
- 4) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that the IUT has entered the  $POC:halt$  state ( $vPOC!State = HALT$ ) and that  $vPOC!CHI!HaltRequest = false$ .
- 5) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in  $POC:halt$  state.

— **Pass criteria**

The IUT performs the state transition to  $POC:halt$  accordingly and the  $vPOC!CHI!HaltRequest$  is reset. The IUT indicates an interrupt request on the POC state transition to  $POC:halt$  state.

**7.3.5.19 POC:integration consistency check**

**7.3.5.19.1 Command IMMEDIATE\_READY**

— **Test purpose**

Verify correct behaviour after CHI command IMMEDIATE\_READY in  $POC:integration\ consistency\ check$  state. Verify the correct behaviour of IUT regarding write access to the protocol and buffer configuration data (Class 1 and Class 2) in  $POC:integration\ consistency\ check$  state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from  $POC:integration\ consistency\ check$  to  $POC:ready$ , initiated by the CHI command IMMEDIATE\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 167.

**Table 167 — Modification to basic configurations for POC:integration consistency check – command IMMEDIATE\_READY**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false

Table 168 defines the two different buffer configuration data sets for *POC:integration consistency check* – command IMMEDIATE\_READY.

**Table 168 — Two different buffer configuration data sets for POC:integration consistency check – command IMMEDIATE\_READY**

Buffer Configuration Data Class 1	Set 1	Set 2
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
Buffer Configuration Data Class 2		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration and configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 4) The UT configures
  - (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than *POC:config*.
  - (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.
  - (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.
- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500 µT after the CHI command RUN.

- 8) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 9) The LT simulates startup frames in slot 2 of cycles 0 to 2.
- 10) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ).
- 11) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) In cycle 1, 500  $\mu$ T after the start of slot 3 and before 1 000  $\mu$ T after the start of slot 3 , it is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ ).
- 2) In cycle 1, 500  $\mu$ T after the start of slot 3, it is verified (UT) that the IUT holds the provided configuration data and that the UT does not have write access to any protocol configuration data.
- 3) The UT configures MB with the buffer configuration data set 2.
- 4) By reading the configuration data of MB, it is verified (UT) that
  - (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).
  - (c) the Class 1 message buffer configuration data of MB matches set 1 and the Class 2 message buffer configuration data of MB matches set 2 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).
- 5) In cycle 2, 500  $\mu$ T after cycle start and 2 500  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command IMMEDIATE\_READY.
- 6) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY it is verified (UT) that the IUT has entered the *POC:ready* state ( $vPOC!State = READY$ ) and that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ).
- 7) It is verified (UT) that the IUT did not generate any interrupt request.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The IUT performs the expected state transitions accordingly. The protocol configuration data may be read and shall not be written while the IUT is in the *POC:integration consistency check* state. Write access to buffer configuration data is as configured in *POC:config* state. The IUT does not indicate an interrupt request on the POC state transition to *POC:ready*.

### 7.3.5.19.2 Command FREEZE

#### — Test purpose

Verify correct behaviour after CHI command FREEZE in *POC:integration consistency check* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration consistency check* to *POC:halt*, initiated by the CHI command FREEZE).

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 169.

**Table 169 — Modification to basic configurations for POC:integration consistency check – command FREEZE**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false

#### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State* = *READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS *gdCycle*  $\pm$  0,25 \* *gdCycle* after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 to 2.
- 9) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*).
- 10) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) In cycle 1, 500  $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT is in the *POC:integration consistency check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_CONSISTENCY\_CHECK*).
- 2) In cycle 2, 500  $\mu$ T after the cycle start and before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the command FREEZE.

- 3) 2 500 µT after the CHI command FREEZE, it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State = STARTUP*, *vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK* and *vPOC!Freeze = true*).
- 4) It is verified (UT) that the IUT did not generate any interrupt request.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the expected state transition and the *vPOC!Freeze* is set accordingly. The IUT does not indicate an interrupt request on the POC state transition to *POC:halt*.

**7.3.5.19.3 Command DEFERRED\_READY**

— **Test purpose**

Verify correct behaviour after CHI command DEFERRED\_READY in *POC:integration consistency check* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration consistency check* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 170.

**Table 170 — Modification to basic configurations for POC:integration consistency check – command DEFERRED\_READY**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500 µT after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.



- 8) The LT simulates startup frames in slot 2 of cycles 0 to 2.
- 9) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*).
- 10) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 1, 500  $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT is in the *POC:integration consistency check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_CONSISTENCY\_CHECK*) and that *vPOC!CHIReadyRequest* = false.
- 2) In cycle 2, 500  $\mu$ T after cycle start and 2 000  $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command *DEFERRED\_READY*.
- 3) 2 500  $\mu$ T after the CHI command *DEFERRED\_READY* it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State* = *READY*), that the startup state is undefined (*vPOC!StartupState* = *UNDEFINED*) and that *vPOC!CHIReadyRequest* = false.
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command *FREEZE*.

— **Pass criteria**

The IUT performs the state transition to *POC:ready* accordingly and the *vPOC!CHIReadyRequest* is reset. The IUT indicates an interrupt request on the POC state transition to *POC:ready* state.

**7.3.5.19.4 Command DEFERRED\_HALT**

— **Test purpose**

Verify correct behaviour after CHI command *DEFERRED\_HALT* in *POC:integration consistency check* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:integration consistency check* to *POC:halt*, initiated by the CHI command *DEFERRED\_HALT*).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 171.

**Table 171 — Modification to basic configurations for POC:integration consistency check – command DEFERRED\_HALT**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 to 2.
- 9) In cycle 0, 500  $\mu$ T after the start of slot 3 and before NIT, it is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ).
- 10) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) In cycle 1, 500  $\mu$ T after the start of slot 3 and before NIT, it is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ ) and that  $vPOC!CHIHaltRequest = false$ .
- 2) In cycle 2, 500  $\mu$ T after cycle start and 2 000 $\mu$ T before NIT, the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and issues the CHI command DEFERRED\_HALT.
- 3) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and that  $vPOC!CHIHaltRequest = false$ .
- 4) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT performs the state transition to *POC:halt* accordingly and the  $vPOC!CHIHaltRequest$  is reset. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

### 7.3.6 Control of symbol transmission

#### 7.3.6.1 MTS transmission

— **Test purpose**

Verify correct transmission of the media access test symbol MTS. Verify reset of slot counters in the symbol window.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

For dual channel test execution the test has to be performed in three instances. The UT requests MTS transmission for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) In the static segment of cycle 7, the UT requests manual (one-shot) MTS transmission.
- 2) In cycle 7, 50  $\mu$ T after the start of the symbol window, it is verified (UT) that the slot counter *vSlotCounter* is 0 for all available channels.
- 3) In the symbol window of cycle 7, it is verified (LT) that the IUT transmits a valid MTS of length *gdTSSTransmitter + cdCAS* starting at the symbol window action point on the requested channel(s).
- 4) It is also verified (LT) that the TxEN output(s) and the TxD output(s) on the requested channel(s) become low simultaneously, that the TxEN output(s) stay low for a period of *gdTSSTransmitter + cdCAS*, the TxD output(s) stay low for a period of *gdTSSTransmitter + cdCAS + cdStaggerDelay* and the TxD and TxEN outputs become high after the claimed low phase.
- 5) In the symbol window of cycle 8, it is verified (LT) that all available channels are idle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits the MTS on the requested channel(s) correctly. The IUT resets its slot counters to 0 in the symbol window.

#### 7.3.6.2 WUDOP transmission

— **Test purpose**

Verify the correct transmission of the wakeup during operation pattern WUDOP.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

For dual channel test execution the test has to be performed in three instances. The UT requests WUDOP transmission for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) In the static segment of cycle 7, the UT requests manual (one-shot) WUDOP transmission.
- 2) In the symbol window of cycle 7, it is verified (LT) that the IUT transmits a valid WUDOP on the requested channel(s) starting at  $(gNumberofStaticSlots * gdStaticSlot + gNumberofMinislots * gdMinislot + gdSymbolWindowActionPointOffset) * gdMacrotick / pdMicrotick + \xi + \xi_{IUT} \mu T$  after cycle start.  
It is verified that the TxEN output(s) and the TxD output(s) on the requested channel(s) become low simultaneously. Further it is verified that TxEN output(s) stay low for  $(5 * gdWakeupTxActive + 1) * gdBit \mu s$  and that TxD shows Low-High-Low-High-Low phases with  $gdWakeupTxActive * gdBit \mu s$  length followed by a High phase of at least  $1 * gdBit \mu s$  length.
- 3) In the symbol window of cycle 8, it is verified (LT) that all available channels are idle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits the WUDOP correctly.

**7.3.6.3 Automatic WUDOP transmission**

— **Test purpose**

Verify the correct automatic WUDOP transmission according to the configured values of Cycle\_Offset and Cycle\_Repetition.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 172.

**Table 172 — The following repetition and offset parameters are used for control of symbol transmission – automatic WUDOP transmission request(s)**

Parameter	Modifications of repetition and offset parameters				
	I	II	III	IV	V
Cycle_Repetition	1	32	40	50	64
Cycle_Offset	0	31	39	49	63

— **Preamble (setup state)**

Preamble II.

— **Test execution**

For dual channel test execution the test has to be performed in three instances. The UT requests WUDOP transmission

for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) In static segment of cycle 7, the UT requests automatic WUDOP transmission according to Cycle\_Repetition and Cycle\_Offset.
- 2) In the symbol windows of the next 120 cycles, it is verified (LT) that if  $vCycleCounter \bmod Cycle\_Repetition = Cycle\_Offset$  the IUT transmits a valid WUDOP on the WUDOP transmission channel(s), otherwise that all active channel(s) are idle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits a WUDOP in the symbol window automatically if  $vCycleCounter \bmod Cycle\_Repetition = Cycle\_Offset$ .

**7.3.6.4 Request of WUDOP transmission**

— **Test purpose**

Verify the correct control of automatic and manual WUDOP transmission.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

Cycle\_Repetition = 2.

Cycle\_Offset = 0.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

Test steps 10 to 17 of the test execution only apply to dual channel test execution.

- 1) In cycle 7, the UT switches on automatic WUDOP transmission on all available channels.
- 2) In the symbol window of cycle 8, it is verified (LT) that the IUT transmits a valid WUDOP on all available channels.
- 3) In the symbol window of cycle 9, it is verified (LT) that all available channels are idle.
- 4) In the static segment of cycle 10, the UT requests manual (one-shot) WUDOP transmission on all available channels.
- 5) In the symbol window of cycle 10, it is verified (LT) that the IUT transmits a valid WUDOP on all available channels.
- 6) In the static segment of cycle 11, the UT requests manual (one-shot) WUDOP transmission on all available channels.
- 7) In the symbol window of cycle 11, it is verified (LT) that the IUT transmits a valid WUDOP on all available channels.
- 8) In the static segment of cycle 12, the UT switches off automatic WUDOP transmission on all available channels.
- 9) In the symbol window of cycles 12, 13 and 14, it is verified (LT) that all available channels are idle.
- 10) In the static segment of cycle 15, the UT switches on automatic WUDOP transmission on channel A.
- 11) In the symbol window of cycle 16, it is verified (LT) that the IUT transmits a valid WUDOP on channel A and that the channel B is idle.
- 12) In the symbol window of cycle 17, it is verified (LT) that both channels are idle.
- 13) In the static segment of cycle 18, the UT switches on automatic WUDOP transmission on channel B and switches off automatic WUDOP transmission on channel A.
- 14) In the symbol window of cycle 18, it is verified (LT) that the IUT transmits a valid WUDOP on channel B and that the channel A is idle.
- 15) In the symbol window of cycle 19, it is verified (LT) that both channels are idle.
- 16) In the static segment of cycle 20, the UT switches off automatic WUDOP transmission on channel B.
- 17) In the symbol window of cycles 20 and 21, it is verified (LT) that both channels are idle.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT shall transmit a WUDOP in the symbol window either automatically when  $vCycleCounter \bmod Cycle\_Repetition = Cycle\_Offset$ , after a manual request, or both.

### 7.3.6.5 Request for MTS and WUDOP transmission

#### — Test purpose

Verify correct transmission of the media access test symbol MTS in the case that the transmission of both media test symbol and wakeup pattern during operation have been requested by the host.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

Preamble II.

#### — Test execution

For dual channel test execution the test has to be performed in three instances. The UT requests MTS and WUDOP transmission for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) (a) In the static segment of cycle 7, the UT requests manual (one-shot) MTS transmission.  
(b) In the static segment of cycle 7, the UT requests manual (one-shot) WUDOP transmission.
- 2) (a) 2 500  $\mu$ T after the request for MTS transmission the UT requests a (one-shot) WUDOP transmission.  
(b) 2 500  $\mu$ T after the request for WUDOP transmission the UT requests a (one-shot) MTS transmission.
- 3) In the symbol window of cycle 7, it is verified (LT) that the IUT transmits a valid MTS of length  $gdTSSTransmitter + cdCAS$  starting at the symbol window action point on the requested channel(s).

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The IUT transmits the MTS on the requested channel(s) correctly.

### 7.3.7 Control of external clock correction

#### 7.3.7.1 External offset correction

#### — Test purpose

Verify correct behaviour of external offset correction. The IUT shall alter its offset correction according to the applied external offset correction.

#### — Applicability

SC, DC.

— Configuration

All basic configurations using the modifications as listed in Table 173, Table 174 and Table 175.

**Table 173 — Modification to basic configurations 1a and 1b for control of external clock correction – external offset correction**

Parameter	Modification to Basic Configuration									
	1a					1b				
	I	II	III	IV	V	I	II	III	IV	V
<i>gMaxWithoutClockCorrectionFatal</i>	1					1				
<i>gMaxWithoutClockCorrectionPassive</i>	1					1				
<i>gExternOffsetCorrection</i> [ $\mu$ s]	0,35	0,175	0	0,175	0,35	0,35	0,175	0	0,175	0,35
<i>pAllowHaltDueToClock</i>	false					false				
<i>pClusterDriftDamping</i> [ $\mu$ T]	0					0				
<i>pExternOffsetCorrection</i> [ $\mu$ T]	14	7	0	7	14	28	14	0	14	28
<i>vExternOffsetControl</i>	-1	-1	+1	+1	+1	-1	-1	-1	+1	+1

**Table 174 — Modification to basic configurations 2a and 2b for control of external clock correction – external offset correction**

Parameter	Modification to Basic Configuration									
	2a					2b				
	I	II	III	IV	V	I	II	III	IV	V
<i>gMaxWithoutClockCorrectionFatal</i>	1					1				
<i>gMaxWithoutClockCorrectionPassive</i>	1					1				
<i>gExternOffsetCorrection</i> [ $\mu$ s]	0,35	0,175	0	0,175	0,35	0,35	0,2	0	0,2	0,35
<i>pAllowHaltDueToClock</i>	false					false				
<i>pClusterDriftDamping</i> [ $\mu$ T]	0					0				
<i>pExternOffsetCorrection</i> [ $\mu$ T]	14	7	0	7	14	7	4	0	4	7
<i>vExternOffsetControl</i>	-1	-1	+1	+1	+1	-1	-1	-1	+1	+1



**Table 175 — Modification to basic configuration 3 for control of external clock correction – external offset correction**

Parameter	Modification to Basic Configuration 3				
	I	II	III	IV	V
<i>gMaxWithoutClockCorrectionFatal</i>	1				
<i>gMaxWithoutClockCorrectionPassive</i>	1				
<i>gExternOffsetCorrection</i> [ $\mu$ s]	0,35	0,2	0	0,2	0,35
<i>pAllowHaltDueToClock</i>	false				
<i>pClusterDriftDamping</i> [ $\mu$ T]	0				
<i>pExternOffsetCorrection</i> [ $\mu$ T]	7	4	0	4	7
<i>vExternOffsetControl</i>	-1	-1	+1	+1	+1

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates startup frames in slot 2 and in slot 3.


The preamble is supplemented by:

- 1) In cycle 4, the LT begins to simulate an additional startup frame in slot 3.
- 2) Starting in cycles 7 the LT continues simulating its startup frame in slot 2 and slot 3.

— **Test execution**

- 1) In cycle 9, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu$ T and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu$ T.
- 2) In slot 1 of cycle 9, the UT applies the external offset correction to the IUT only for cycle 9.
- 3) At the end of cycle 9, the LT applies the same external offset correction.
- 4) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu$ T.
- 5) In cycle 10, it is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 9 and slot 1 / cycle 10 is  $pMicroPerCycle + pExternOffsetCorrection * vExternOffsetControl + \xi + \xi_{IUT} \mu$ T.
- 6) In cycle 11, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is still synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 7) In cycle 12, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu$ T and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu$ T.

Figure 35 depicts the external offset correction.



a Expected deviation measured by the IUT.

**Figure 35 — External offset correction**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs clock correction according to the applied external offset correction.

**7.3.7.2 External rate correction**

— **Test purpose**

Verify correct behaviour of external rate correction. The IUT shall alter its rate correction according to the applied external rate correction.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 176, Table 177 and Table 178.

**Table 176 — Modification to basic configurations 1a and 1b for control of external clock correction – external rate correction**

Parameter	Modification to Basic Configuration									
	1a					1b				
	I	II	III	IV	V	I	II	III	IV	V
<i>gMaxWithoutClockCorrectionFatal</i>	1					1				
<i>gMaxWithoutClockCorrectionPassive</i>	1					1				
<i>gExternRateCorrection</i> [ $\mu$ s]	0,35	0,175	0	0,175	0,35	0,35	0,175	0	0,175	0,35
<i>pAllowHaltDueToClock</i>	false					false				
<i>pClusterDriftDamping</i> [ $\mu$ T]	0					0				
<i>pExternRateCorrection</i> [ $\mu$ T]	14	7	0	7	14	28	14	0	14	28
<i>vExternRateControl</i>	-1	-1	+1	+1	+1	-1	-1	-1	+1	+1

**Table 177 — Modification to basic configurations 2a and 2b for control of external clock correction – external rate correction**

Parameter	Modification to Basic Configurations									
	2a					2b				
	I	II	III	IV	V	I	II	III	IV	V
<i>gMaxWithoutClockCorrectionFatal</i>	1					1				
<i>gMaxWithoutClockCorrectionPassive</i>	1					1				
<i>gExternRateCorrection</i> [ $\mu$ s]	0,35	0,175	0	0,175	0,35	0,35	0,2	0	0,2	0,35
<i>pAllowHaltDueToClock</i>	false					false				
<i>pClusterDriftDamping</i> [ $\mu$ T]	0					0				
<i>pExternRateCorrection</i> [ $\mu$ T]	14	7	0	7	14	7	4	0	4	7
<i>vExternRateControl</i>	-1	-1	+1	+1	+1	-1	-1	-1	+1	+1

**Table 178 — Modification to basic configuration 3 for control of external clock correction – external rate correction**

Parameter	Modification to Basic Configuration				
	3				
	I	II	III	IV	V
<i>gMaxWithoutClockCorrectionFatal</i>	1				
<i>gMaxWithoutClockCorrectionPassive</i>	1				
<i>gExternRateCorrection</i> [ $\mu$ s]	0,35	0,2	0	0,2	0,35
<i>pAllowHaltDueToClock</i>	false				
<i>pClusterDriftDamping</i> [ $\mu$ T]	0				
<i>pExternRateCorrection</i> [ $\mu$ T]	7	4	0	4	7
<i>vExternRateControl</i>	-1	-1	+1	+1	+1

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates startup frames in slot 2 and in slot 3.


The preamble is supplemented by:

- 1) In cycle 4, the LT begins to simulate the additional startup frame in slot 3.
- 2) Starting in cycles 7 the LT continues simulating its startup frame in slot 2 and slot 3.

— **Test execution**

- 1) In cycle 9, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu$ T and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu$ T.
- 2) In slot 1 of cycle 9, the UT applies the external rate correction.
- 3) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu$ T and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu$ T.
- 4) Starting with cycle 10, the LT applies the same external rate correction. The rate correction is distributed over the cycle according to the macrotick generation process as specified in the data link layer specification, which impacts the point in time the LT starts the frame simulation.
- 5) In cycle 11, it is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 10 and slot 1 / cycle 11 is  $pMicroPerCycle + vExternRateControl * pExternRateCorrection + \xi + \xi_{IUT} \mu$ T.
- 6) In cycle 12, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu$ T and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = vExternRateControl * pExternRateCorrection + \xi_{IUT} \mu$ T.
- 7) In cycle 12, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is still synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 36 depicts the external rate correction.



a Expected deviation measured by the IUT.

**Figure 36 — External rate correction**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs clock correction according to the applied external rate correction.

**7.3.8 Buffer configuration**

**7.3.8.1 Transmit buffer**

**7.3.8.1.1 Transmit buffer assignment on "A" via slot ID in the static segment**

— **Test purpose**

Verify correct transmission of a static frame on channel A in all configured slots. The IUT shall transmit frames in the appropriate slots on channel A.

— **Applicability**

SC, DC.

All checks on channel B are not applicable for SC devices.

— **Configuration**

All basic configurations using the standard modification set 1 and the additional modification of Table 179.

**Table 179 — Modification to basic configurations for transmit buffer – transmit buffer assignment on "A" via slot ID in the static segment**

Parameter	Modification
<i>pKeySlotID</i>	0

Additionally to the static frame in slot 1, the IUT is configured to send static frames on channel A in slot  $\text{ceil}(g\text{NumberOfStaticSlots} / 2)$  and  $g\text{NumberOfStaticSlots}$ . These three slots are referred as configured slots later in this test. The payload byte 0 is 0x55, byte 1 is 0x55.

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, it is verified (LT) that the IUT transmits its frames in the configured slots on channel A correctly (payload equals byte 0 0x55, byte 1 0x55), the frame ID within the frame header equals the slot ID of the transmission slot and, for dual channel test execution, the IUT does not transmit any communication element on channel B.
- 2) In the NIT of cycle 9, the UT modifies the payload in the transmit buffer to byte 0 0xAA, byte 1 0xAA and verifies that the payload was changed to byte 0 0xAA, byte 1 0xAA.
- 3) In cycle 10, it is verified (LT) that the IUT transmits its frames in the configured slots on channel A correctly (payload equals byte 0 0xAA, byte 1 0xAA) and, the frame ID within the frame header equals the slot ID of the transmission slot and, for dual channel test execution, the IUT does not transmit any communication element on channel B.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration.

**7.3.8.1.2 Transmit buffer assignment on "A" via cycle count in the static segment**

— **Test purpose**

Verify correct transmission of frames on channel A in the configured slots and within the configured communication cycles. The IUT shall transmit frames in the appropriate slots and cycles on channel A.

— **Applicability**

SC, DC.

All checks on channel B are not applicable for SC devices.

— **Configuration**

All basic configurations using the modifications as listed in Table 180.

**Table 180 — Modification to basic configurations for transmit buffer – transmit buffer assignment on "A" via cycle count in the static segment**

Parameter	Modification
<i>pKeySlotID</i>	0

The IUT is configured to send static frames on channel A in slots 1 and 20 (these slots are referred as configured slots later in this test). One transmit buffer is set up for transmission in slot 1. The payload byte 0 is 0x55, byte 1 is 0x55. Two transmit buffers are set up for transmission in slot 20 with different payload data, the first one for cycle 9 (the payload byte 0 is 0x33, byte 1 is 0x33) the second one for cycle 10 (the payload byte 0 is 0xCC, byte 1 is 0xCC).

Table 181 defines the message buffer configuration.

**Table 181 — Message buffer configuration for transmit buffer – transmit buffer assignment on "A" via cycle count in the static segment**

Tx Buffer	SlotID	Cycle_Offset	Cycle_Repetition	Channel
B1	1	0	1	A
B2	20	9	64	A
B3	20	10	64	A

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycles 9 and 10, it is verified (LT) that the IUT transmits its frame in slot 1 on channel A correctly, for dual channel test execution, the IUT does not transmit any communication element on channel B and, the cycle count in the frame header of every IUT frame equals the cycle number of the transmission cycle.
- 2) In cycle 9, it is verified (LT) that the IUT transmits its frame in slot 20 on channel A with the payload data as given in the configuration.
- 3) In cycle 10, it is verified (LT) that the IUT transmits its frame in slot 20 on channel A with the payload data as given in the configuration.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration.

**7.3.8.1.3 Transmit buffer assignment on "B" via slot ID in the static segment**

— **Test purpose**

Verify correct transmission of a static frame on channel B in all configured slots. The IUT shall transmit frames in the appropriate slots on channel B.

— **Applicability**

SC, DC.

All checks on channel A are not applicable for SC devices.

— **Configuration**

All basic configurations using the modifications as listed in Table 182.

**Table 182 — Modification to basic configurations for transmit buffer – transmit buffer assignment on "B" via slot ID in the static segment**

Parameter	Modification
<i>pKeySlotID</i>	0

Additionally to the static frame in slot 1, the IUT is configured to send static frames on channel B in slot  $\text{ceil}(g\text{NumberOfStaticSlots} / 2)$  and  $g\text{NumberOfStaticSlots}$ . These three slots are referred as configured slots later in this test. The payload byte 0 is 0x55, byte 1 is 0x55.

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, it is verified (LT) that the IUT transmits its frames in the configured slots on channel B correctly (payload equals byte 0 0x55, byte 1 0x55) and, the frame ID within the frame header equals the slot ID of the transmission slot and, for dual channel test execution, the IUT does not transmit any communication element on channel A.
- 2) In the NIT of cycle 9, the UT modifies the payload in the transmit buffer to byte 0 0xAA, byte 1 0xAA and verifies that the payload was changed to byte 0 0xAA, byte 1 0xAA.
- 3) In cycle 10, it is verified (LT) that the IUT transmits its frames in the configured slots on channel B correctly (payload equals byte 0 0xAA, byte 1 0xAA) and, the frame ID within the frame header equals the slot ID of the transmission slot and, for dual channel test execution, the IUT does not transmit any communication element on channel A.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration.



#### 7.3.8.1.4 Transmit buffer assignment on "B" via cycle count in the static segment

— **Test purpose**

Verify correct transmission of frames on channel B in the configured slots and within the configured communication cycles. The IUT shall transmit frames in the appropriate slots and cycles on channel B.

— **Applicability**

SC, DC.

All checks on channel A are not applicable for SC devices.

— **Configuration**

All basic configurations using the modifications as listed in Table 183.

**Table 183 — Modification to basic configurations for transmit buffer – transmit buffer assignment on "B" via cycle count in the static segment**

Parameter	Modification
<i>pKeySlotID</i>	0

The IUT is configured to send static frames on channel B in slots 1 and 20 (these slots are referred as configured slots later in this test). One transmit buffer is set up for transmission in slot 1. The payload byte 0 is 0x55, byte 1 is 0x55. Two transmit buffers are set up for transmission in slot 20 with different payload data, the first one for cycle 9 (the payload byte 0 is 0x33, byte 1 is 0x33) the second one for cycle 10 (the payload byte 0 is 0xCC, byte 1 is 0xCC).

Table 184 defines the message buffer configuration.

**Table 184 — Message buffer configuration for transmit buffer – transmit buffer assignment on "B" via cycle count in the static segment**

Tx Buffer	SlotId	Cycle_Offset	Cycle_Repetition	Channel
B1	1	0	1	B
B2	20	9	64	B
B3	20	10	64	B

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycles 9 and 10, it is verified (LT) that the IUT transmits its frame in slot 1 on channel B correctly and, the cycle count in the frame header of every IUT frame equals the cycle number of the transmission cycle and, for dual channel test execution, the IUT does not transmit any communication element on channel A.
- 2) In cycle 9, it is verified (LT) that the IUT transmits its frame in slot 20 on channel B with the payload data as given in the configuration.

- 3) In cycle 10, it is verified (LT) that the IUT transmits its frame in slot 20 on channel B with the payload data as given in the configuration.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration.

**7.3.8.1.5 Transmit buffer assignment on "A&B" via slot ID in the static segment**

— **Test purpose**

Verify correct transmission of a frame on channel A and on channel B in all configured slots. The IUT shall transmit frames in the appropriate slots on channel A and channel B.

— **Applicability**

DC.

— **Configuration**

All Basic Configurations using the standard modification set 1 and the additional modification of Table 185.

**Table 185 — Modification to basic configurations for transmit buffer – transmit buffer assignment on "A&B" via slot ID in the static segment**

Parameter	Modification
<i>pKeySlotID</i>	0

Two transmit buffers are set up for transmission in slot 1 with different payload data, one for slot 1 / channel A (the payload byte 0 is 0x33, byte 1 is 0x33) and the other one for slot 1 / channel B (the payload byte 0 is 0xCC, byte 1 is 0xCC).

One transmit buffer is set up for transmission on both channels in the slot ( $\text{ceil}(g\text{NumberOfStaticSlots} / 2)$ ), and one for transmission on both channels in the slot ( $g\text{NumberOfStaticSlots}$ ). The payload byte 0 is 0x55, byte 1 is 0x55.

Table 186 defines the message buffer configuration.

**Table 186 — Message buffer configuration for transmit buffer – transmit buffer assignment on "A&B" via slot ID in the static segment**

Tx Buffer	SlotId	Cycle_Offset	Cycle_Repetition	Channel
B1	1	0	1	A
B2	1	0	1	B
B3	$\text{ceil}(g\text{NumberOfStaticSlots} / 2)$	0	1	A&B
B4	$g\text{NumberOfStaticSlots}$	0	1	A&B

— **Preamble (setup state)**

Preamble III.

— **Test execution**

In cycle 9, it is verified (LT) that the IUT transmits its frames in the configured slots on channel A and on channel B correctly and, the frame ID within the frame header equals the slot ID of the transmission slot.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration.

**7.3.8.1.6 Transmit buffer assignment on "A&B" via cycle count in the static segment**

— **Test purpose**

Verify correct frame transmission in the static segment on channel A and channel B in the configured slots and within the configured communication cycles and verify the slot assignment methods (Cycle-dependent slot assignment and Cycle-independent slot assignment). The IUT shall transmit frames in the appropriate slots and cycles on channel A and channel B.

— **Applicability**

DC.

— **Configuration**

All Basic Configurations using the standard modification set 1 and the additional modification of Table 187.

**Table 187 — Modification to basic configurations for transmit buffer – transmit buffer assignment on "A&B" via cycle count in the static segment**

Parameter	Modification
<i>pKeySlotID</i>	0

The IUT is configured to send static frames in slots 1 and 20. Two transmit buffers are set up for transmission in slot 1 on both channels with different payload data, the first one for cycle 9 (the payload byte 0 is 0x33, byte 1 is 0x33) the second one for cycle 10 (the payload byte 0 is 0xCC, byte 1 is 0xCC). Two transmit buffers are set up for transmission in slot 20 on channel A with different payload data, one for cycle 9 (the payload byte 0 is 0x11, byte 1 is 0x11) the other for cycle 10 (the payload byte 0 is 0xEE, byte 1 is 0xEE). Two transmit buffers are set up for transmission in slot 20 on channel B with different payload data, one for cycle 9 (the payload byte 0 is 0x55, byte 1 is 0x55) the other one for cycle 10 (the payload byte 0 is 0xAA, byte 1 is 0xAA).

Table 188 defines the message buffer configuration.

**Table 188 — Message buffer configuration for transmit buffer assignment on "A&B" via cycle count in the static segment**

Tx Buffer	SlotId	Cycle_Offset	Cycle_Repetition	Channel
B1	1	9	64	A&B
B2	1	10	64	A&B
B3	20	9	64	A
B4	20	10	64	A
B5	20	9	64	B
B6	20	10	64	B

— **Preamble (setup state)**

Preamble III.

Deviating from the preamble the LT shall not check the frame transmission of IUT in slot 1 of cycle 8.

The test shall be executed with two different slot assignment variants:

- (a) Cycle-dependent slot assignment: The IUT is configured for the new static segment behaviour that allows a node to transmit in a slot with a specific number in only some cycles.
- (b) Cycle-independent slot assignment: The UT configures the IUT for static segment behaviour consistent with the previous versions of the protocol, where a node that transmits in a slot with a specific slot number in any cycle shall transmit either a non-null frame or a null frame in all slots with this number in all cycles.

— **Test execution**

- 1) In cycles 9 and 10, it is verified (LT) that the cycle count in the frame header of every IUT frame equals the cycle number of the transmission cycle.
- 2) In cycle 9 and 10, it is verified (LT) that the IUT transmits its frame in slot 1 on both channels with the payload data as given in the configuration and, the IUT transmits its frame in slot 20 on channel A with the payload data as given in the configuration and, the IUT transmits its frame in slot 20 on channel B with the payload data as given in the configuration.
- 3) In cycle 11, it is verified (LT), according to the configured behaviour in the preamble (slot assignment variants), that
  - (a) the IUT does not transmit any frames on either channels.
  - (b) the IUT transmits only two null frames, one in slot 1 and the other in slot 20 on both channels.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames on both channels correctly in cycles 9 and 10. The IUT has the correct static segment behaviour in cycle 11 depending on its configuration.

### 7.3.8.1.7 Transmit buffer assignment on "A" via slot ID in the dynamic segment

#### — Test purpose

Verify correct transmission of a frame on channel A in all configured dynamic slots. The IUT shall transmit frames in the appropriate slots on channel A.

#### — Applicability

SC, DC.

All checks on channel B are not applicable for SC devices.

#### — Configuration

All basic configurations using the standard modification set 2.

The IUT is configured to send dynamic frames on channel A in slots 3, 512, 1023 and 2047. An additional transmit buffer is configured for slot 28 on Channel A, but the IUT is not requested to transmit a frame in this slot. The payload length of dynamic frames in slot 512 is 0 in cycle 7, 1 in cycle 8, 64 in cycle 9 and 127 in cycle 10. The payload of dynamic frames in slot 512 is 0xAA in every payload byte that might be hold in the dedicated transmit buffer. The payload of dynamic frames in slots 3, 1 023 and 2 047 is always 0x55 in byte 0 and 0x55 in byte 1.

Table 189 defines the message buffer configuration.

**Table 189 — Message buffer configuration for transmit buffer assignment on "A" via slot ID in the dynamic segment**

Tx Buffer	SlotId	Cycle_Offset	Cycle_Repetition	Channel
B1	3	0	1	A
B2	512	0	1	A
B3	1 023	0	1	A
B4	2 047	0	1	A
B5 <sup>a</sup>	28	0	1	A

<sup>a</sup> Payload data valid flag in buffer configuration data of B5 is set to false.

#### — Preamble (setup state)

Preamble II.

#### — Test execution

In cycles 7 to 10, it is verified (LT) that:

- the IUT does not transmit any frame in slot 28 on channel A and,
- the IUT transmits its frames in the configured slots (3, 512, 1 023 and 2 047) on channel A correctly and,
- the frame ID within the frame header equals the slot ID of the transmission slot and,
- for dual channel test execution, the IUT does not transmit any communication element in the dynamic segment on channel B.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration.

**7.3.8.1.8 Transmit buffer assignment on "A" via cycle count in the dynamic segment**

— **Test purpose**

Verify correct transmission of frames on channel A in the configured slots and within the configured communication cycles. The IUT shall transmit frames in the appropriate slots and cycles on channel A. Verify the indication of the last frame transmission in the dynamic segment.

— **Applicability**

SC, DC.

All checks on channel B are not applicable for SC devices.

— **Configuration**

All basic configurations using the standard modification set 2.

The IUT is configured to send a dynamic frames on channel A in slots 3 and 20. Two transmit buffers are set up for transmission in slot 3 with different payload data, the first one for cycle 7 (the payload byte 0 is 0x55, byte 1 is 0x55) the second one for cycle 8 (the payload byte 0 is 0xAA, byte 1 is 0xAA). Two transmit buffers are set up for transmission in slot 20 with different payload data, the first one for cycle 7 (the payload byte 0 is 0x33, byte 1 is 0x33) the second one for cycle 8 (the payload byte 0 is 0xCC, byte 1 is 0xCC).

Table 190 defines the message buffer configuration.

**Table 190 — Message buffer configuration for transmit buffer assignment on "A" via cycle count in the dynamic segment**

Tx Buffer	SlotId	Cycle_Offset	Cycle_Repetition	Channel
B1	3	7	64	A
B2	3	8	64	A
B3	20	7	64	A
B4	20	8	64	A

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In cycle 7, 500 µT after the cycle start and before the end of slot 20, it is verified (UT) that the slot ID of the last frame transmission in the dynamic segment (*vLastDynTxSlot*) on available channel(s) is 0 in the dynamic segment status.

- 2) In cycles 7 and 8, it is verified (LT) that the IUT transmits its frame in slot 3 and in slot 20 on channel A correctly and, the cycle count in the frame header of every IUT frame equals the cycle number of the transmission cycle and, for dual channel test execution, the IUT does not transmit any communication element in the dynamic segment on channel B.
- 3) 500  $\mu$ T after the start of NIT of the cycles 7 and 8, it is verified (UT) that the slot ID of the last frame transmission in the dynamic segment (*vLastDynTxSlot*) on channel A is 20 and that the slot ID of the last frame transmission in the dynamic segment (*vLastDynTxSlot*) on channel B (for dual channel test execution) is 0 in the dynamic segment status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration. The IUT indicates the slot during which the IUT transmitted its last dynamic frame in the dynamic segment status correctly.

### 7.3.8.1.9 Transmit buffer assignment on "B" via slot ID in the dynamic segment

— **Test purpose**

Verify correct transmission of a frame on channel B in all configured dynamic slots. The IUT shall transmit frames in the appropriate slots on channel B.

— **Applicability**

SC, DC.

All checks on channel A are not applicable for SC devices.

— **Configuration**

All basic configurations using the standard modification set 2.

The IUT is configured to send dynamic frames on channel B in slots 3, 512, 1 023 and 2 047. An additional transmit buffer is configured for slot 28 on Channel B, but the IUT is not requested to transmit a frame in this slot. The payload length of dynamic frames in slot 512 is 0 in cycle 7, 1 in cycle 8, 64 in cycle 9 and 127 in cycle 10. The payload of dynamic frames in slot 512 is 0xAA in every payload byte that might be hold in the dedicated transmit buffer. The payload of dynamic frames in slots 3, 1 023 and 2 047 is always 0x55 in byte 0 and 0x55 in byte 1.

Table 191 defines the message buffer configuration.

**Table 191 — Message buffer configuration for transmit buffer assignment on "B" via slot ID in the dynamic segment**

Tx Buffer	SlotId	Cycle_Offset	Cycle_Repetition	Channel
B1	3	0	1	B
B2	512	0	1	B
B3	1 023	0	1	B
B4	2 047	0	1	B
B5 <sup>a</sup>	28	0	1	B

<sup>a</sup> Payload data valid flag in buffer configuration data of B5 is set to false

— **Preamble (setup state)**

Preamble II.

— **Test execution**

In cycles 7 to 10, it is verified (LT) that

- the IUT does not transmit any frame in slot 28 on channel B and,
- the IUT transmits its frames in the configured slots (3, 512, 1 023 and 2 047) on channel B correctly and,
- the frame ID within the frame header equals the slot ID of the transmission slot and,
- for dual channel test execution, the IUT does not transmit any communication element in the dynamic segment on channel A.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration.

**7.3.8.1.10 Transmit buffer assignment on "B" via cycle count in the dynamic segment**

— **Test purpose**

Verify correct transmission of frames on channel B in the configured slots and within the configured communication cycles. The IUT shall transmit frames in the appropriate slots and cycles on channel B. Verify the indication of the last frame transmission in the dynamic segment.

— **Applicability**

SC, DC.

All checks on channel A are not applicable for SC devices.



— **Configuration**

All basic configurations using the standard modification set 2.

The IUT is configured to send a dynamic frame on channel B in slots 3 and 20. Two transmit buffers are set up for transmission in slot 3 with different payload data, the first one for cycle 7 (the payload byte 0 is 0x55, byte 1 is 0x55), the second one for cycle 8 (the payload byte 0 is 0xAA, byte 1 is 0xAA). Two transmit buffers are set up for transmission in slot 20 with different payload data, the first one for cycle 7 (the payload byte 0 is 0x33, byte 1 is 0x33) the second one for cycle 8 (the payload byte 0 is 0xCC, byte 1 is 0xCC).

Table 192 defines the message buffer configuration.

**Table 192 — Message buffer configuration for transmit buffer assignment on "B" via cycle count in the dynamic segment**

Tx Buffer	SlotId	Cycle_Offset	Cycle_Repetition	Channel
B1	3	7	64	B
B2	3	8	64	B
B3	20	7	64	B
B4	20	8	64	B

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In cycle 7, 500  $\mu$ T after the start and before NIT, it is verified (UT) that the slot ID of the last frame transmission in the dynamic segment (*vLastDynTxSlot*) on available channel(s) is 0 in the dynamic segment status.
- 2) In cycles 7 and 8, it is verified (LT) that
  - the IUT transmits its frame in slot 3 and in slot 20 on channel B correctly and,
  - the cycle count in the frame header of every IUT frame equals the cycle number of the transmission cycle and,
  - for dual channel test execution, the IUT does not transmit any communication element in the dynamic segment on channel A.
- 3) 500  $\mu$ T after the start of NIT of the cycles 7 and 8, it is verified (UT) that the slot ID of the last frame transmission in the dynamic segment (*vLastDynTxSlot*) on channel B is 20 and that the slot ID of the last frame transmission in the dynamic segment (*vLastDynTxSlot*) on channel A (for dual channel test execution) is 0 in the dynamic segment status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration. The IUT indicates the slot during which the IUT transmitted its last dynamic frame in the dynamic segment status correctly.

**7.3.8.1.11 Message length**

— **Test purpose**

Verify correct frame transmission by varying the available message data (*MessageLength*) in a transmit buffer. The IUT shall append padding bytes to the end of the frame during transmission in the static segment, if the available message data (*MessageLength*) in a transmit buffer is less than *gPayloadLengthStatic*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 193, Table 194 and Table 195.

**Table 193 — Modification to basic configurations 1a and 1b for transmit buffer – message length**

Parameter	Modification to Basic Configurations			
	1a		1b	
	I	II	I	II
<i>gdStaticSlot</i> [MT]	274		274	
<i>gMacroPerCycle</i> [MT]	8 950		8 950	
<i>gNumberOfMinislots</i>	500		500	
<i>gNumberOfStaticSlots</i>	16		16	
<i>gPayloadLengthStatic</i> [two-byte word]	127	1	127	1
<i>gdCycle</i> [μs]	8 950		8 950	
<i>gdNIT</i> [MT]	26		26	
<i>pdListenTimeout</i> [μT]	716 430		1 432 860	
<i>pLatestTx</i> [Minislot]	469		469	
<i>pMicroPerCycle</i> [μT]	358 000		716 000	
<i>pOffsetCorrectionStart</i> [MT]	8 940		8 940	
<i>pRateCorrectionOut</i> [μT]	215		430	

**Table 194 — Modification to basic configurations 2a and 2b for transmit buffer – message length**

Parameter	Modification to Basic Configurations			
	2a		2b	
	I	II	I	II
<i>gdStaticSlot [MT]</i>	271		271	
<i>gMacroPerCycle [MT]</i>	7 875		7 875	
<i>gNumberOfMinislots</i>	500		500	
<i>gNumberOfStaticSlots</i>	16		16	
<i>gPayloadLengthStatic [two-byte word]</i>	127	1	127	1
<i>gdCycle [<math>\mu</math>s]</i>	15 750		15 750	
<i>gdNIT [MT]</i>	16		16	
<i>pdListenTimeout [<math>\mu</math>T]</i>	1 260 758		630 380	
<i>pLatestTx [Minislot]</i>	461		461	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	630 000		315 000	
<i>pOffsetCorrectionStart [MT]</i>	7 865		7 865	
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	379		190	

**Table 195 — Modification to basic configuration 3 for transmit buffer – message length**

Parameter	Modification to Basic Configuration	
	3	
	I	II
<i>gdStaticSlot [MT]</i>	331	
<i>gMacroPerCycle [MT]</i>	8 000	
<i>gNumberOfMinislots</i>	380	
<i>gNumberOfStaticSlots</i>	16	
<i>gPayloadLengthStatic [two-byte word]</i>	76	1
<i>gdCycle [<math>\mu</math>s]</i>	16 000	
<i>gdNIT [MT]</i>	20	
<i>pdListenTimeout [<math>\mu</math>T]</i>	640 386	
<i>pLatestTx [Minislot]</i>	303	
<i>pMicroPerCycle [<math>\mu</math>T]</i>	320 000	
<i>pOffsetCorrectionStart [MT]</i>	7 990	
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	193	

$MessageLength_1$  = 32 two-byte word or the implementation specific maximum length of available message data in two-byte word if less than 32 two-byte word.

$MessageLength_5$  =  $gPayloadLengthStatic$  two-byte word or the implementation specific maximum length of available message data in two-byte word if less than  $gPayloadLengthStatic$  two-byte word.

$MessageLength_{20}$  = 32 two-byte word or the implementation specific maximum length of available message data in two-byte word if less than 32 two-byte word.

$MessageLength_{21}$  = 127 two-byte word or the implementation specific maximum length of available message data in two-byte word if less than 127 two-byte word.

The IUT is configured to send frames in static slots 1 and 5 and in dynamic slots 20 and 21.

A transmit buffer is configured for slot 1 with *MessageLength* set to  $MessageLength_1$ , slot 5 with *MessageLength* set to  $MessageLength_5$ , slot 20 / cycle 9 with *MessageLength* set to  $MessageLength_{20}$ , slot 20 / cycle 10 with *MessageLength* set to 1 two-byte word and slot 21 with *MessageLength* set to  $MessageLength_{21}$ , respectively.

For dual channel test execution dedicated transmit buffers shall be assigned for each channel. The payload is initialized in a way that every payload byte contains an individual none-zero value in increasing order. The payload preamble indicator is always set to '0'.

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the IUT sends its frames in slot 1, slot 5, slot 20 and slot 21. It is verified (LT) that the IUT's frame in slot 1 contains a payload of  $gPayloadLengthStatic$  two-byte word, the payload length in the frame header equals  $gPayloadLengthStatic$  and
  - (I) the transmit buffer contents appear at the beginning of the frame's payload section followed by the padding pattern 0x0000,
  - (II) the first two-byte word of the transmit buffer contents appears in the frame's payload section, the IUT's frame in slot 5 contains a payload of  $gPayloadLengthStatic$  two-byte word and the payload length in the frame header equals  $gPayloadLengthStatic$ , the IUT's frame in slot 20 contains a payload of  $MessageLength_{20}$  two-byte word and the payload length in the frame header equals  $MessageLength_{20}$  and the IUT's frame in slot 21 contains a payload of  $MessageLength_{21}$  two-byte word and the payload length in the frame header equals  $MessageLength_{21}$ .
- 2) In cycle 10, the IUT sends its frames in slot 1, slot 5, slot 20 and slot 21. It is verified (LT) that the IUT's frame in slot 20 contains a payload of 1 two-byte word and the payload length in the frame header equals 1.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames correctly.

### 7.3.8.1.12 Transmit buffer assignment in the static and dynamic segment

— **Test purpose**

Verify correct transmission of frames in the configured slots and within the configured communication cycles.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 196.

**Table 196 — Modification to basic configuration for transmit buffer – transmit buffer assignment in the static and dynamic segment**

Parameter	Modification
<i>gPayloadLengthStatic</i> [two-byte word]	1

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

The IUT is configured to send frames in static slot 3 and in dynamic slot  $n_{\text{dyn}}$ .

Two transmit buffers are set up for transmission in slot 3 with different payload data, the first one for cycle 9 (the payload byte 0 is 0x33, byte 1 is 0x33), the second one for cycle 10 (the payload byte 0 is 0xCC, byte 1 is 0xCC).

Two transmit buffers are set up for transmission in slot  $n_{\text{dyn}}$  on one available channel with different payload data, the first one for cycle 9 (the payload byte 0 is 0x55, byte 1 is 0x55), the second one for cycle 10 (the payload byte 0 is 0xAA, byte 1 is 0xAA).

For dual channel test execution, two additional transmit buffers are set up for transmission in slot  $n_{\text{dyn}}$  on the second available channel with different payload data, the first one for cycle 9 (the payload byte 0 is 0x11, byte 1 is 0x11), the second one for cycle 10 (the payload byte 0 is 0xEE, byte 1 is 0xEE).

Table 197 defines the message buffer configuration.

**Table 197 — Message buffer configuration for transmit buffer assignment in the static and dynamic segment**

Tx Buffer	SlotId	Cycle_Offset	Cycle_Repetition	Channel
B1	3	9	64	A / B / A&B
B2	3	10	64	A / B / A&B
B3	$n_{\text{dyn}}$	9	64	A / B / A
B4	$n_{\text{dyn}}$	10	64	A / B / A
B5 <sup>a</sup>	$n_{\text{dyn}}$	9	64	- / - / B
B6 <sup>a</sup>	$n_{\text{dyn}}$	10	64	- / - / B
<sup>a</sup> only applicable for dual channel test execution.				

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, it is verified (LT) that the IUT transmits its frame in slot 3 and slot  $n_{\text{dyn}}$  on respective channel(s) with the payload data as given in the configuration.
- 2) In cycle 10, it is verified (LT) that the IUT transmits its frame in slot 3 and slot  $n_{\text{dyn}}$  on respective channel(s) with the payload data as given in the configuration.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration.

**7.3.8.1.13 Payload data valid flag**

— **Test purpose**

Verify that the IUT only transmits frames of buffers whose payload data valid flag is true.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

Two transmit buffers are configured in IUT, one to send a frame in static slot 3 (the payload byte 0 is 0xAA, byte 1 is 0xBB) and one to send a frame in the dynamic slot  $n_{\text{dyn}}$  (the payload byte 0 is 0xDD, byte 1 is 0xCC) in single shot transmission mode.

Two transmit buffers are configured in IUT, one to send frames in static slot 4 (the payload byte 0 is 0xBB, byte 1 is 0xAA) and one to send frames in the dynamic slot ( $n_{\text{dyn}} + 1$ ) (the payload byte 0 is 0xCC, byte 1 is 0xDD) in continuous transmission mode.

Payload data valid flag is set to false during the buffer configuration.

For dual channel test execution the buffer B2 is configured for transmission on channel A and the buffer B4 for transmission on channel B.

Table 198 defines the message buffer configuration.

**Table 198 — Message buffer configuration for payload data valid flag**

Tx Buffer	SlotId	Cycle_Offset	Cycle_Repetition	Transmission mode
B1	3	0	1	single shot mode
B2	$n_{dyn}$	0	1	single shot mode
B3	4	0	1	continuous mode
B4	$n_{dyn} + 1$	0	1	continuous mode

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In cycle 7, it is verified (LT) that the IUT sends its frame in static slot 3 and 4 as null frames (the null frame indicator is set to '0', the payload preamble indicator is set to '0' and all payload bytes are 0x00), and that the IUT does not send in the dynamic slots  $n_{dyn}$  and  $(n_{dyn} + 1)$ .
- 2) In the NIT of cycle 7, the UT sets the payload data valid flag for all 4 configured transmit buffers to true.
- 3) In cycle 8, it is verified (LT) that the IUT sends its frames in the static slots 3 and 4 and in the dynamic slots  $n_{dyn}$  and  $(n_{dyn} + 1)$  correctly, i.e. the null frame indicator is set to '1'.
- 4) In cycle 9, it is verified (LT) that the IUT sends its frame in static slot 3 as null frame (the null frame indicator is set to '0', the payload preamble indicator is set to '0' and all payload bytes are 0x00), that the IUT sends its frames in the static slot 4 and in the dynamic slot  $(n_{dyn} + 1)$  correctly (i.e. the null frame indicator is set to '1') and that the IUT does not send in the dynamic slot  $n_{dyn}$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames in cycles 7, 8 and 9 as expected.

**7.3.8.1.14 Frame transmitted indicator**

— **Test purpose**

Verify correct setting of the frame transmitted indicator (*vSSIFrameSent*).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

Two additional buffers are configured for transmission in static slot 3 and in the first dynamic slot  $n_{dyn}$  (for dual channel test execution on channel A) with all payload bytes set to 0x55.

The payload data valid flag in the transmit buffer configuration and the frame transmitted indicator in the transmit buffer status are both set to false during buffer configuration. The buffers are configured to operate in single shot transmission mode.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In cycle 7, it is verified (LT) that the IUT sends its frame in static slot 3 as null frames (the null frame indicator is set to '0', the payload preamble indicator is set to '0' and all payload bytes are 0x00), and that the IUT does not send in the dynamic slot  $n_{dyn}$ .
- 2) In the NIT of cycle 7, it is verified (UT) that the frame transmitted indicator in the transmit buffer status is false for both transmit buffers. The UT sets the payload data valid flag for both transmit buffers to true.
- 3) In cycle 8, it is verified (LT) that the IUT sends its frames in slot 3 and in slot  $n_{dyn}$  with the correct payload.
- 4) In the NIT of cycle 8, it is verified (UT) that the frame transmitted indicator in the transmit buffer status is true for both transmit buffers. The UT sets the frame transmitted indicator in the transmit buffer status for slot 3 and the payload data valid flag for both buffers to false.
- 5) In cycle 9, it is verified (LT) that the IUT sends a null frame in slot 3 and no frame in slot  $n_{dyn}$ .
- 6) In the NIT of cycle 9, it is verified (UT) that the frame transmitted indicator in the transmit buffer status is false for slot 3 and true for slot  $n_{dyn}$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The frame transmitted indicator (*vSSI!FrameSent*) in the transmit buffer status is set accordingly.

### 7.3.8.1.15 Active message buffer identification

— **Test purpose**

If the IUT allows that multiple buffers are configured for the same slot in a specific communication cycle, then verify that the IUT selects a unique buffer in a deterministic way which is predictable.

NOTE This test case is implementation-dependent and the execution steps 4 and 5 must be adapted according to the IUT's specification.

— **Applicability**

SC, DC.

Devices able to have two transmit / receive buffers for transmission / reception assigned to the same slot in a specific communication cycle.

— **Configuration**

All basic configurations.



$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

The UT configures 9 message buffers for reception and transmission. If the number of configurable buffers is less than 9, then this test shall be performed in several instances with buffers configured for the same slot placed into the same instance.

The buffers are referred as B1 to B9 later in this test. The transmit buffer B1 is configured for transmission of startup frames in static slot 2.

The payload data valid flag of all transmit buffers are set to false during buffer configuration.

Four transmit buffers are configured in the IUT for transmission in odd cycle. The buffers B2 and B3 are configured for the static slot 3 and continuous transmission mode. The buffers B4 and B5 are configured for the dynamic slot  $n_{\text{dyn}}$  and single shot transmission mode. The buffer number shall be applied in each nibble of each payload byte (i.e. payload of B2 is 0x22 in all bytes, payload of B3 is 0x33 in all bytes, ...). The payload data valid flags of all transmit buffers are set to true in the NIT of cycle 7.

Four receive buffers are configured in the IUT for reception in every cycle. The receive buffers B6 and B7 are configured for the static slot 3, the receive buffers B8 and B9 are configured for the dynamic slot  $n_{\text{dyn}}$ .

Table 199 defines the message buffer configuration.

**Table 199 — Message buffer configuration for frame transmitted indicator**

Buffer	SlotId	Cycle_Offset	Cycle_Repetition	Transmission mode
Tx B1	2	0	1	don't care
Tx B2	3	1	2	continuous mode
Tx B3	3	1	2	continuous mode
Tx B4	$n_{\text{dyn}}$	1	2	single shot mode
Tx B5	$n_{\text{dyn}}$	1	2	single shot mode
Rx B6	3	0	1	-
Rx B7	3	0	1	-
Rx B8	$n_{\text{dyn}}$	0	1	-
Rx B9	$n_{\text{dyn}}$	0	1	-

For dual channel test execution the test has to be performed repeatedly with the buffers B4, B5, B8, and B9 configured (a) for channel A and (b) for channel B.

— **Preamble (setup state)**

Preamble I.

In the NIT of cycle 7, the UT set the payload data valid flags of all transmit buffers to true.

— **Test execution**

- 1) In cycle 8, the LT transmits two additional valid frames with the default payload in static slot 3 and in dynamic slot  $n_{\text{dyn}}$ .
- 2) In the NIT of cycle 8, it is verified (UT) that the IUT has received the frames transmitted in slot 3 and in slot  $n_{\text{dyn}}$ , and has stored the frames in the correct receive buffers as specified in IUT's specification.

- 3) In cycle 9, it is verified (LT) that the IUT sends frames in slot 3 and in slot  $n_{dyn}$ , and that the payload of each frame matches the payload of correct transmit buffer as specified in IUT's specification.
- 4) In cycle 10, it is verified (LT) that the IUT sends a frame in the slot 2 only.
- 5) In cycle 11, it is verified (LT) that the IUT sends frames in slot 3 and in slot  $n_{dyn}$ , and that the payload of the frame in slot 3 matches the payload received in cycle 9. It is also verified (LT) that the received frame in the dynamic slot  $n_{dyn}$ , differs from the received frame in the same slot in cycle 9 and matches the contents of the other configured transmit buffer for this slot in IUT (if in slot  $n_{dyn}$  of cycle 9 the payload of received frame was 0x44 in all bytes, then the payload of received frame in slot  $n_{dyn}$  of cycle 11 is 0x55 in all bytes and vice versa).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT selects a unique buffer for transmission or reception in a deterministic way and as specified in IUT's specification.

**7.3.8.1.16 Transmit buffer assignment via cycle repetition and cycle offset**

— **Test purpose**

Verify correct transmission of frames in the configured slots and within the configured communication cycles. The IUT shall transmit frames in the appropriate slots and cycles.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

Eleven additional transmit buffers are configured in continuous transmission mode with the configurations and payloads given in the following table.

Table 200 defines the message buffer configuration.

**Table 200 — Message buffer configuration for transmit buffer assignment via cycle repetition and cycle offset**

Tx Buffer	SlotId	Payload	Cycle_ Repetition	Cycle_ Offset	Transmission in (cycle)
B1	2	0x1111	1	0	all cycles
B2	3	0x2222	2	1	odd cycles
B3	4	0x3333	4	3	3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63
B4	5	0x4444	5	4	4, 9, 14, 19, 24, 29, 34, 39, 44, 49, 54, 59
B5	6	0x5555	8	6	6, 14, 22, 30, 38, 46, 54, 62
B6	7	0x6666	10	7	7, 17, 27, 37, 47, 57
B7	8	0x7777	16	10	10, 26, 42, 58
B8	9	0x8888	20	16	16, 36, 56
B9	10	0x9999	32	25	25, 57
B10	11	0xAAAA	40	30	30
B11	12	0xBBBB	50	48	48
B12	13	0xCCCC	64	63	63

NOTE 1 If the IUT supports less than 12 transmit buffers, this test case shall be executed multiple times until all configurations are tested.

NOTE 2 Deviating from the preamble the IUT's payload in slot 2 is as given in the configuration (0x1111).

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In each cycle (beginning with cycle 8), it is verified (LT) that the IUT transmits its frames correctly according to the given configuration (e.g. in cycle 8 IUT shall send one startup frame in slot 2, with the correct frame ID and payload according to the given configuration).
- 2) The step 1 is repeated until cycle 8 is reached after the first wraparound of cycle counter.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits its frames according to the buffer configuration of this test case and no transmission shall take place beyond this configuration.

**7.3.8.1.17 Reception and transmission in the same static slot in different cycles**

— **Test purpose**

Verify transmission and reception of frames in the same static slot.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

Two transmit buffers in IUT are set up for transmission in slot 5 with different payload data, the first one for cycle 8 (the payload byte 0 is 0x33, byte 1 is 0x33), the second one for cycle 10 (the payload byte 0 is 0xCC, byte 1 is 0xCC).

Two receive buffers in the IUT are assigned to slot 5, one for cycle 9 and the other one for cycle 11.

Table 201 defines the message buffer configuration.

**Table 201 — Message buffer configuration for reception and transmission in the same static slot in different cycles**

Buffer	SlotId	Cycle_Offset	Cycle_Repetition
Tx B1	5	8	64
Tx B2	5	10	64
Rx B3	5	9	64
Rx B4	5	11	64

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, it is verified (LT) that the IUT transmits its frame in slot 5 with the payload data as given in the configuration.
- 2) In cycle 9, the LT simulates an additional frame in slot 5 (the payload byte 0 is 0x01, byte 1 is 0x02).
- 3) In the NIT of cycle 9, it is verified (UT) that the receive buffer assigned to slot 5 / cycle 9 holds the frame contents (frame header and payload data) in the frame contents data as simulated by the LT in slot 5 / cycle 9.
- 4) In cycle 10, it is verified (LT) that the IUT transmits its frame in slot 5 with the payload data as given in the configuration.
- 5) In cycle 11, the LT simulates an additional frame in slot 5 (the payload byte 0 is 0x0E, byte 1 is 0x0D).
- 6) In the NIT of cycle 11, it is verified (UT) that the receive buffer assigned to slot 5 / cycle 11 holds the frame contents (frame header and payload data) in the frame contents data as simulated by the LT in slot 5 / cycle 11.
- 7) In cycle 12, it is verified (LT) that the IUT does not send a frame in slot 5.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits and receives the frames in slot 5 as given by the buffer configuration.

**7.3.8.2 Receive buffer**

**7.3.8.2.1 Receive buffer configuration by slot and channel in the static segment**

— **Test purpose**

Verify frame reception into the assigned receive buffer. The IUT shall identify the assigned receive buffer on a slot / channel basis. A receive buffer is assigned to both channels. If on both channels valid frames are received then the receive buffer shall store the frame that was received on channel A.

— **Applicability**

DC.

— **Configuration**

All basic configurations.

Deviating from the Preamble the LT's payload data is 0x01 in byte 0 and 0x02 in byte 1 on channel A, 0x10 in byte 0 and 0x20 in byte 1 on channel B. The LT simulates startup frames in slot 1 on both channels. A receive buffer in the IUT is assigned to slot 1.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

The test has to be performed repeatedly with the receive buffer assigned (a) to channel A, (b) to channel B and (c) to both channels.

- 1) In cycle 8, the LT simulates the frame in slot 1 on channel A starting at *gdActionPointOffset* – 1 MT and the frame in slot 1 on channel B starting at *gdActionPointOffset*.
- 2) In the NIT of cycle 8, it is verified (UT) that the receive buffer holds in frame contents data the contents (frame header and payload data) of
  - (a) the frame from slot 1, and the channel indicator signals reception on channel A (*vRF!Channel* = A).
  - (b) the frame from slot 1, and the channel indicator signals reception on channel B (*vRF!Channel* = B).
  - (c) the frame from slot 1, and the channel indicator signals reception on channel A (*vRF!Channel* = A).

It is also verified (UT) that the syntax error flag *vSS!SyntaxError* is false, the content error flag *vSS!ContentError* is false, and the boundary violation flag *vSS!BViolation* is false, that the valid frame flag *vSS!ValidFrame* is true and that the flag *vSS!NFIndicator* is '1' in the slot status data of slot 1.

- 3) In cycle 9, the LT simulates the frame in slot 1 on channel A starting at *gdActionPointOffset* and the frame on channel B starting at *gdActionPointOffset* – 1 MT.

- 4) In the NIT of cycle 9, it is verified (UT) that the receive buffer holds in frame contents data the contents (frame header and payload data) of
- (a) the frame from slot 1, and the channel indicator signals reception on channel A ( $vRF!Channel = A$ ).
  - (b) the frame from slot 1, and the channel indicator signals reception on channel B ( $vRF!Channel = B$ ).
  - (c) the frame from slot 1, and the channel indicator signals reception on channel A ( $vRF!Channel = A$ ).

It is also verified (UT) that the syntax error flag  $vSS!SyntaxError$  is false, the content error flag  $vSS!ContentError$  is false, and the boundary violation flag  $vSS!BViolation$  is false, that the valid frame flag  $vSS!ValidFrame$  is true and that the flag  $vSS!NFIndicator$  is '1' in the slot status data of slot 1.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag  $vSS!SyntaxError$ , the content error flag  $vSS!ContentError$ , the boundary violation flag  $vSS!BViolation$ , the valid frame flag  $vSS!ValidFrame$ , the flag  $vSS!NFIndicator$  in the slot status data and the channel indicator  $vRF!Channel$  in the frame contents data are set accordingly and the received frame contents are as expected.

### 7.3.8.2.2 Receive buffer configuration by slot, channel and cycle in the static segment

— **Test purpose**

Verify frame reception into assigned receive buffers depending on the cycle during which frames were received. The IUT shall identify the assigned receive buffer on a slot / channel / cycle basis. A receive buffer is assigned to both channels. If on both channels valid frames are received then the receive buffer shall store the frame that was received on channel A.

— **Applicability**

DC.

— **Configuration**

All basic configurations.

Deviating from the Preamble the LT's default payload data is 0x00 in byte 0 and 0x00 in byte 1. In cycle 8, the LT's payload data is 0x01 in byte 0 and 0x02 in byte 1 on channel A and 0x10 in byte 0 and 0x20 in byte 1 on channel B. In cycle 9, the LT's payload data is 0x0E in byte 0 and 0x0D in byte 1 on channel A and 0xE0 in byte 0 and 0xD0 in byte 1 on channel B. The LT simulates startup frames in slot 1 on both channels. One receive buffer in the IUT is assigned to slot 1 / cycle 8 and another one to slot 1 / cycle 9.

— **Preamble**

Preamble I.

— **Test execution**

The test has to be performed repeatedly with both receive buffers assigned (a) to channel A, (b) to channel B and (c) to both channels.

- 1) In cycle 8, the LT simulates the frame in slot 1 on channel A starting at *gdActionPointOffset* – 1 MT and the frame on channel B starting at *gdActionPointOffset*.
- 2) In the NIT of cycle 8, it is verified (UT) that the receive buffer assigned to slot 1 / cycle 9 was not updated (neither buffer contents nor buffer related status flags were altered in comparison to the initial buffer contents / flags) and that the receive buffer assigned to slot 1 / cycle 8 holds in frame contents data the contents (frame header and payload data) of
  - (a) the frame from slot 1, and the channel indicator signals reception on channel A (*vRF!Channel* = A).
  - (b) the frame from slot 1, and the channel indicator signals reception on channel B (*vRF!Channel* = B).
  - (c) the frame from slot 1, and the channel indicator signals reception on channel A (*vRF!Channel* = A).

It is also verified (UT) that the syntax error flag *vSS!SyntaxError* is false, the content error flag *vSS!ContentError* is false, and the boundary violation flag *vSS!BViolation* is false, that the valid frame flag *vSS!ValidFrame* is true and that the flag *vSS!NFIndicator* is '1' in the slot status data of slot 1.

- 3) In cycle 9, the LT simulates the frame in slot 1 on channel A starting at *gdActionPointOffset* and the frame on channel B starting at *gdActionPointOffset* – 1 MT.
- 4) In the NIT of cycle 9, it is verified (UT) that the receive buffer assigned to slot 1 / cycle 8 was not updated (neither buffer contents nor buffer related status flags were altered in comparison to the buffer contents / flags in the previous cycle) and that the receive buffer assigned to slot 1 / cycle 9 holds in frame contents data the contents (frame header and payload data) of
  - (a) the frame from slot 1, and the channel indicator signals reception on channel A (*vRF!Channel* = A).
  - (b) the frame from slot 1, and the channel indicator signals reception on channel B (*vRF!Channel* = B).
  - (c) the frame from slot 1, and the channel indicator signals reception on channel A (*vRF!Channel* = A).

It is also verified (UT) that the syntax error flag *vSS!SyntaxError* is false, the content error flag *vSS!ContentError* is false, and the boundary violation flag *vSS!BViolation* is false, that the valid frame flag *vSS!ValidFrame* is true and that the flag *vSS!NFIndicator* is '1' in the slot status data of slot 1.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The syntax error flag *vSS!SyntaxError*, the content error flag *vSS!ContentError*, the boundary violation flag *vSS!BViolation*, the valid frame flag *vSS!ValidFrame*, the flag *vSS!NFIndicator* in the slot status data and the channel indicator *vRF!Channel* in the frame contents data are set accordingly and the received frame contents are as expected.

**7.3.8.2.3 Receive buffer configuration with specific size in the static segment**

— **Test purpose**

Verify frame reception into the assigned receive buffer configured to hold a specific number of two-byte words.

— **Applicability**

SC, DC.

Variant (a) for a implementation that is able to configure a buffer length of 1 two-byte words.

Variant (b) for a implementation that is able to configure a buffer length of 64 two-byte words.

Variant (c) for a implementation that is able to configure a buffer length of 127 two-byte words.

Variant (d) for a implementation that is not able to configure a buffer length at all

An implementation that is able to execute variant (b) shall also execute variant (a).

An implementation that is able to execute variant (c) shall also execute variant (b) and (a).

— **Configuration**

All basic configurations using the modifications as listed in Table 202.

**Table 202 — Modification to basic configurations for receive buffer – receive buffer configuration with specific size in the static segment**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdStaticSlot [MT]</i>	274	271	331
<i>gNumberOfStaticSlots</i>	10	5	4
<i>gPayloadLengthStatic [two-byte word]</i>	127	127	76
<i>gdNIT [MT]</i>	249	142	137

For *gPayloadLengthStatic* = 127 two-byte word the LT's payload data is 0x01 in byte 0, 0x02 in byte 1, ..., and 0xFE in byte 253 on channel A, 0xFE in byte 0, 0xFD in byte 1, ..., and 0x01 in byte 253 on channel B and for *gPayloadLengthStatic* = 76 two-byte word the LT's payload data is 0x01 in byte 0, 0x02 in byte 1, ..., and 0x98 in byte 151 on channel A, 0x98 in byte 0, 0x97 in byte 1, ..., and 0x01 in byte 151 on channel B.

The LT simulates startup frames in slot 1 on available channel(s). For each available channel a receive buffer is configured for slot 1.

— **Preamble (setup state)**

Preamble I.



— **Test execution**

The test has to be performed repeatedly with the size of the receive buffers set to (a) 1, (b) 64 and (c) 127 two-byte words.

- 1) In cycle 8, the LT simulates its startup frame in slot 1 with the given payload.
- 2) In the NIT of cycle 8, it is verified (UT) that the receive buffer assigned to slot 1 holds
  - (a) the first two-byte word,
  - (b) the first 64 two-byte words,
  - (c) all two-byte words as defined in configuration modification and
  - (d) - the first number of BufferSize two-byte word if  $BufferSize \leq gPayloadLengthStatic$ ,  
 - all two-byte words as defined in configuration modification if  $BufferSize > gPayloadLengthStatic$ ,

of the payload of the startup frame received on the respective channel.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT provides the proper payload data to the UT. Each receive buffer holds an individually configurable number of two-byte words.

**7.3.8.2.4 Receive buffer configuration by slot and channel in the dynamic segment**

— **Test purpose**

Verify frame reception into the assigned receive buffer. The IUT shall identify the assigned receive buffer on a slot / channel basis.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

Deviating from the Preamble the LT's payload data (for the frame in slot  $n_{dyn}$ ) is 0x01 in byte 0 and 0x02 in byte 1 on channel A, 0x10 in byte 0 and 0x20 in byte 1 on channel B. The LT simulates startup frames in slot 1 and dynamic frames in slot  $n_{dyn}$  on available channel(s). A receive buffer in the IUT is assigned to slot  $n_{dyn}$ .

For dual channel test execution the test has to be performed repeatedly with the receive buffer assigned (a) to channel A and (b) to channel B.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates dynamic frames in slot  $n_{dyn}$  on available channel(s).
- 2) In the NIT of cycle 8, it is verified (UT) that the receive buffer holds the contents (frame header and payload data) of the frame from slot  $n_{dyn}$ , and the channel indicator signals reception on the respective channel (for dual channel test execution (a)  $vRF!Channel = A$ , (b)  $vRF!Channel = B$ ). It is also verified (UT) that the syntax error flag  $vSS!SyntaxError$  is false, the content error flag  $vSS!ContentError$  is false and the boundary violation flag  $vSS!BViolation$  is false, that the valid frame flag  $vSS!ValidFrame$  is true and the flag  $vSS!NFIndicator$  is '1' in the slot status data of slot  $n_{dyn}$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag  $vSS!SyntaxError$ , the content error flag  $vSS!ContentError$ , the boundary violation flag  $vSS!BViolation$ , the valid frame flag  $vSS!ValidFrame$  and the flag  $vSS!NFIndicator$  in the slot status data and the channel indicator  $vRF!Channel$  in the frame contents data are set accordingly and the received frame contents are as expected.

### 7.3.8.2.5 Receive buffer configuration by slot, channel and cycle in the dynamic segment

— **Test purpose**

Verify frame reception into assigned receive buffers depending on the cycle during which frames were received. The IUT shall identify the assigned receive buffer on a slot / channel / cycle basis.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

Deviating from the preamble the LT's payload data for slot  $n_{dyn}$  is 0x01 in byte 0 and 0x02 in byte 1 on channel A and 0x10 in byte 0 and 0x20 in byte 1 on channel B in cycle 8. In cycle 9, the LT's payload data for the slot  $n_{dyn}$  is 0x0E in byte 0 and 0x0D in byte 1 on channel A and 0xE0 in byte 0 and 0xD0 in byte 1 on channel B. The LT simulates startup frames in slot 1 and dynamic frames in slot  $n_{dyn}$  on available channel(s). One receive buffer in the IUT is assigned to slot  $n_{dyn}$  / cycle 8 and another one to slot  $n_{dyn}$  / cycle 9.

For dual channel test execution the test has to be performed repeatedly with both receive buffers assigned (a) to channel A and (b) to channel B.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates dynamic frames in slot  $n_{dyn}$  on available channel(s).
- 2) In the NIT of cycle 8, it is verified (UT) that the receive buffer assigned to slot  $n_{dyn}$  / cycle 9 was not updated (holds the initial contents) and that the receive buffer assigned to slot  $n_{dyn}$  / cycle 8 holds in

frame contents data the contents (frame header and payload data) of the frame from slot  $n_{\text{dyn}}$ , and the channel indicator signals reception on the respective channel (for dual channel test execution (a)  $vRF!Channel = A$ , (b)  $vRF!Channel = B$ ).

It is also verified (UT) that the syntax error flag  $vSS!SyntaxError$  is false, the content error flag  $vSS!ContentError$  is false, and the boundary violation flag  $vSS!BViolation$  is false, that the valid frame flag  $vSS!ValidFrame$  is true and that the flag  $vSS!NFIndicator$  is '1' in the slot status data of slot  $n_{\text{dyn}}$ .

- 3) In cycle 9, the LT simulates dynamic frames in slot  $n_{\text{dyn}}$  on available channel(s).
- 4) In the NIT of cycle 9, it is verified (UT) that the receive buffer assigned to slot  $n_{\text{dyn}}$  / cycle 8 was not updated (holds the contents from the previous cycle) and that the receive buffer assigned to slot  $n_{\text{dyn}}$  / cycle 9 holds in frame contents data the contents (frame header and payload data) of the frame from slot  $n_{\text{dyn}}$ , and the channel indicator signals reception on the respective channel (for dual channel test execution (a)  $vRF!Channel = A$ , (b)  $vRF!Channel = B$ ).  
 It is also verified (UT) that the syntax error flag  $vSS!SyntaxError$  is false, the content error flag  $vSS!ContentError$  is false, and the boundary violation flag  $vSS!BViolation$  is false, that the valid frame flag  $vSS!ValidFrame$  is true and that the flag  $vSS!NFIndicator$  is '1' in the slot status data of slot  $n_{\text{dyn}}$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag  $vSS!SyntaxError$ , the content error flag  $vSS!ContentError$ , the boundary violation flag  $vSS!BViolation$ , the valid frame flag  $vSS!ValidFrame$  and the null frame indicator flag  $vSS!NFIndicator$  in the slot status data and the channel indicator  $vRF!Channel$  in the frame contents data are set accordingly and the received frame contents are as expected.

**7.3.8.2.6 Receive buffer assignment via cycle repetition and cycle offset**

— **Test purpose**

Verify correct reception of frames in the buffers configured for specific slots within specific communication cycles. The IUT shall store the received frames in the appropriate buffer.

— **Applicability**

SC, DC.

— **Configuration**

All Basic Configurations.

Twelve receive buffers are configured in the IUT with the configurations given in the following table.

Table 203 defines the message buffer configuration.

**Table 203 — FIFO admittance criteria for receive buffer assignment via cycle repetition and cycle offset**

Rx Buffer	SlotId	Cycle_Repetition	Cycle_Offset	Reception in (cycle)
B1	1	1	0	all cycles
B2	3	2	1	odd cycles
B3	4	4	3	3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63
B4	5	5	4	4, 9, 14, 19, 24, 29, 34, 39, 44, 49, 54, 59
B5	6	8	6	6, 14, 22, 30, 38, 46, 54, 62
B6	7	10	7	7, 17, 27, 37, 47, 57
B7	8	16	10	10, 26, 42, 58
B8	9	20	16	16, 36, 56
B9	10	32	25	25, 57
B10	11	40	30	30
B11	12	50	48	48
B12	13	64	63	63

NOTE 1 If the device supports less than 12 receive buffers or the UT can not verify all buffers in the NIT of each cycle, this test case shall be executed multiple times until all configurations are tested.

NOTE 2 For dual channel test execution all 12 receive buffers shall be configured for reception of both channels (A&B).

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In each cycle (beginning with cycle 7), the LT simulates additional frames in all slots between 3 and 13. For all simulated frames (1 and 3 to 13) the first byte of payload is equal to cycle number the second byte equal to SlotId.
- 2) In the NIT of each cycle (beginning with cycle 7), it is verified (UT) that the IUT has only stored the frames from the configured slots for this communication cycle according to the given configuration (e.g., in cycle 7 IUT shall store only the frames from the slots 1, 3, 4 and 7).  
 The slot status update flag shall be set for all buffers configured to receive frames in this cycle and shall be reset for all other buffers.  
 The payload in the frame contents data of buffers shall be as expected (the first byte equal to cycle number and the second byte equal to SlotId according to the configuration table).  
 The UT clears the slot status update flags of active buffers in this cycle.

The step 1 and 2 are repeated until cycle 7 is reached after the first wraparound of cycle counter.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The slot status update flags and the payload in the frame contents data in the receive buffers are as expected.

### 7.3.8.2.7 Buffer updated flag in frame contents data

#### — Test purpose

Verify the flag that indicates that the buffer has been updated at some point during operation. This flag should be set when the buffer is updated as a result of reception of a valid, non-null frame.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

A receive buffer in the IUT is assigned to static slot 15.

#### — Preamble

Preamble I.

#### — Test execution

- 1) In cycle 8, 500  $\mu$ T after cycle start and before static slot 15, it is verified (UT) that the flag that indicates that the buffer has been updated at some point during operation is '0' in the frame contents data of slot 15.
- 2) In cycle 8, the LT simulates an additional frame in slot 15 with the null frame indicator set to '0' and all payload bytes set to 0x00.
- 3) In the NIT of cycle 8, it is verified (UT) that the flag that indicates that the buffer has been updated at some point during operation is '0' in the frame contents data of slot 15.
- 4) In cycle 9, the LT simulates an additional frame in slot 15 with the null frame indicator set to '1'.
- 5) In the NIT of cycle 9, it is verified (UT) that the flag that indicates that the buffer has been updated at some point during operation is '1' in the frame contents data of slot 15.
- 6) In cycle 10, the LT simulates an additional frame in slot 15 with the null frame indicator set to '0' and all payload bytes set to 0x00.
- 7) In the NIT of cycle 10, it is verified (UT) that the flag that indicates that the buffer has been updated at some point during operation is '1' in the frame contents data of slot 15.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The flag that indicates that the buffer has been updated at some point during operation is set accordingly.

### 7.3.8.2.8 Receiving null and non-null frame in the same slot on different channels

#### — Test purpose

Verify that the a receive buffer configured for both channels contains the valid non-null frame received on either channel A or on channel B if on the other channel a valid null frame was received within the same slot.

— **Applicability**

DC.

— **Configuration**

All basic configurations.

The LT simulates startup frames in slot 1 on both channels. Deviating from the preamble the LT transmit in cycle 8 a non-null frame on channel A, a null-frame on channel B and in cycle 9, a null-frame on channel A and non-null frame on channel B.

One receive buffer in the IUT is configured for slot 1 / cycle 8 and another one for slot 1 / cycle 9.

— **Preamble**

Preamble I.

— **Test execution**

The test has to be performed repeatedly with both receive buffers assigned (a) to channel A, (b) to channel B and (c) to both channels.

- 1) In cycle 8, the LT simulates the frame in slot 1 on channel A starting at *gdActionPointOffset* and the frame on channel B starting at *gdActionPointOffset* – 1 MT.
- 2) In the NIT of cycle 8, it is verified (UT) that the receive buffer assigned to slot 1 / cycle 9 was not updated (neither buffer contents nor buffer related status flags were altered in comparison to the initial buffer contents / flags) and that the receive buffer assigned to slot 1 / cycle 8 (a, c) holds in frame contents data the contents (frame header and payload data) of the frame from slot 1, and the channel indicator signals reception on channel A (*vRF!Channel* = A) and *vRF!Header!NFIndicator* = 1.  
(b) was not updated, *vSS!NFIndicator* = 0 in the slot status data.  
It is also verified (UT) that the syntax error flag *vSS!SyntaxError* is false, the content error flag *vSS!ContentError* is false, and the boundary violation flag *vSS!BViolation* is false, that the valid frame flag *vSS!ValidFrame* is true in the slot status data of slot 1.
- 3) In cycle 9, the LT simulates the frame in slot 1 on channel A starting at *gdActionPointOffset* – 1 MT and the frame on channel B starting at *gdActionPointOffset*.
- 4) In the NIT of cycle 9, it is verified (UT) that the receive buffer assigned to slot 1 / cycle 8 was not updated (neither buffer contents nor buffer related status flags were altered in comparison to the buffer contents / flags in the previous cycle) and that the receive buffer assigned to slot 1 / cycle 9 (a) was not updated, *vSS!NFIndicator* = 0 in the slot status data.  
(b, c) holds in frame contents data the contents (frame header and payload data) of the frame from slot 1, and the channel indicator signals reception on channel B (*vRF!Channel* = B) *vRF!Header!NFIndicator* = 1.  
It is also verified (UT) that the syntax error flag *vSS!SyntaxError* is false, the content error flag *vSS!ContentError* is false, the boundary violation flag *vSS!BViolation* is false and that the valid frame flag *vSS!ValidFrame* is true in the slot status data of slot 1.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The syntax error flag *vSS!SyntaxError*, the content error flag *vSS!ContentError*, the boundary violation flag *vSS!BViolation*, the valid frame flag *vSS!ValidFrame*, the flag *vSS!NFIndicator* in the slot status data

and the channel indicator *vRF!Channel* in the frame contents data are set accordingly and the received frame contents are as expected.

### 7.3.8.3 Queued receive buffer

#### 7.3.8.3.1 FIFO frame validity admittance criteria

##### — Test purpose

Verify the FIFO frame validity admittance criteria. The behaviour on reception of a frame with the null frame indicator set to '0' in the static segment is defined by *AdmitNullFrame*.

##### — Applicability

SC, DC.

##### — Configuration

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

A FIFO buffer is configured in the IUT to receive all valid non-null frames in static slot 5 and dynamic slot  $n_{\text{dyn}}$  (*AdmitNullFrame* = false,  $\text{Range1}_{\text{min}} = 5$ ,  $\text{Range1}_{\text{max}} = 5$ ,  $\text{Range2}_{\text{min}} = n_{\text{dyn}}$ ,  $\text{Range2}_{\text{max}} = n_{\text{dyn}}$ ). Write access to the admittance criteria is enabled during *POC:normal active* state. No non-queued receive buffers in the IUT are assigned for reception in static slot 5 and dynamic slot  $n_{\text{dyn}}$ .

The LT simulates an additional frame in static slot 5 and an additional frame in dynamic slot  $n_{\text{dyn}}$ .

##### — Preamble (setup state)

Preamble I.

##### — Test execution

- 1) In cycle 8, the LT transmits its frame in slot 5 with the null frame indicator set to '1' and with the frame ID set to 5 and its frame in slot  $n_{\text{dyn}}$  with the null frame indicator set to '1'.
- 2) In the NIT of cycle 8, it is verified (UT) that the FIFO buffer holds the contents of the frames (frame contents data) as simulated by the LT in slot 5 and slot  $n_{\text{dyn}}$  of cycle 8.
- 3) In cycle 9, the LT transmits its frame in slot 5 with the null frame indicator set to '0' and with the frame ID set to 5 and its frame in slot  $n_{\text{dyn}}$  with the null frame indicator set to '0'.
- 4) In the NIT of cycle 9, it is verified (UT) that the FIFO buffer does not hold the contents of the frames as simulated by the LT in slot 5 and slot  $n_{\text{dyn}}$  of cycle 9.
- 5) In cycle 10, the LT transmits a frame in slot 5 with the null frame indicator set to '1' and with the frame ID set to 0 and its frame in slot  $n_{\text{dyn}}$  with the null frame indicator set to '1'.
- 6) In the NIT of cycle 10, it is verified (UT) that the FIFO buffer holds the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 10.
- 7) In the NIT of cycle 10, the UT configures *AdmitNullFrame* = true.
- 8) In cycle 11, the LT transmits its frame in slot 5 with the null frame indicator set to '1' and with the frame ID set to 5 and its frame in slot  $n_{\text{dyn}}$  with the null frame indicator set to '1'.

- 9) In the NIT of cycle 11, it is verified (UT) that the FIFO buffer holds the contents of the frames (frame contents data) as simulated by the LT in slot 5 and slot  $n_{dyn}$  of cycle 11.
- 10) In cycle 12, the LT transmits its frame in slot 5 with the null frame indicator set to '0' and with the frame ID set to 5 and its frame in slot  $n_{dyn}$  with the null frame indicator set to '0'.
- 11) In the NIT of cycle 12, it is verified (UT) that the FIFO buffer holds the contents of the frame (frame contents data) as simulated by the LT in slot 5 of cycle 12.
- 12) In cycle 13, the LT transmits a frame in slot 5 with the null frame indicator set to '0' and with the frame ID set to 0 and its frame in slot  $n_{dyn}$  with the null frame indicator set to '1'.
- 13) In the NIT of cycle 13, it is verified (UT) that the FIFO buffer holds the contents of the frame as simulated by the LT in slot  $n_{dyn}$  of cycle 13.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs proper valid frame filtering.

### 7.3.8.3.2 FIFO channel admittance criteria

— **Test purpose**

Verify the FIFO channel admittance criteria. Only frames which pass the channel admittance criteria are admitted to the configured FIFO buffer.

— **Applicability**

DC.

— **Configuration**

All basic configurations.

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

If the IUT supports the configuration of one single FIFO for both channels configuration (a) applies to this test case.

If the IUT does not support the configuration of one single FIFO for both channels configuration (b) applies to this test case.

- (a) A FIFO buffer (referred as FIFO1 later in this test) is configured in the IUT to receive all valid non-null frames in static slot 5 and dynamic slot  $n_{dyn}$  ( $Range1_{min} = 5$ ,  $Range1_{max} = 5$ ,  $Range2_{min} = n_{dyn}$ ,  $Range2_{max} = n_{dyn}$ ) on channel A (a frame pass the channel admittance criteria only if the frame was received on channel A). Write access to the admittance criteria is enabled during *POC:normal active* state.
- (b) One FIFO buffer (referred as FIFO1 later in this test) is configured in the IUT to receive all valid non-null frames in static slot 5 and dynamic slot  $n_{dyn}$  ( $Range1_{min} = 5$ ,  $Range1_{max} = 5$ ,  $Range2_{min} = n_{dyn}$ ,  $Range2_{max} = n_{dyn}$ ) on channel A (a frame pass the channel admittance criteria only if the frame was received on channel A). And another FIFO buffer (referred as FIFO2 later in this test) is configured in the IUT to receive all valid non-null frames in static slot 5 and dynamic slot  $n_{dyn}$  of cycle 10 ( $Cycle\_Repetition = 64$ ,  $Cycle\_Offset = 10$ ,  $Range1_{min} = 5$ ,  $Range1_{max} = 5$ ,  $Range2_{min} = n_{dyn}$ ,  $Range2_{max} = n_{dyn}$ ) on channel B (a frame pass the channel admittance criteria only if the frame was



received on channel B in cycle 10). Write access to the admittance criteria is enabled for both FIFOs during *POC:normal active* state.

No non-queued receive buffers in the IUT are assigned for reception in static slot 5 and dynamic slot  $n_{dyn}$ .

The LT simulates an additional frame in static slot 5 and an additional frame in dynamic slot  $n_{dyn}$  on channel A and on channel B correctly beginning with cycle 8.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In the NIT of cycle 8, it is verified (UT) that FIFO1 holds the contents of the frames (frame contents data) as simulated by the LT on channel A in slot 5 and slot  $n_{dyn}$  of cycle 8.
- 2) In the NIT of cycle 8, the UT configures FIFO1 in the IUT so that a frame passes the channel admittance criteria only if the frame was received on channel B.
- 3) In the NIT of cycle 9, it is verified (UT) that FIFO1 holds the contents of the frames (frame contents data) as simulated by the LT on channel B in slot 5 and slot  $n_{dyn}$  of cycle 9.
- 4) In the NIT of cycle 9, the UT configures
  - (a) FIFO1 in the IUT so that a frame passes the channel admittance criteria regardless of whether the frame was received on channel A or on channel B.
  - (b) FIFO1 in the IUT so that a frame passes the channel admittance criteria only if the frame was received on channel A.
- 5) In the NIT of cycle 10, it is verified (UT) that
  - (a) FIFO1 holds the contents of the frames (frame contents data) as simulated by the LT on channel A and on channel B in slot 5 and slot  $n_{dyn}$  of cycle 10.
  - (b) FIFO1 holds the contents of the frames (frame contents data) as simulated by the LT on channel A in slot 5 and slot  $n_{dyn}$  of cycle 10 and FIFO2 holds the contents of the frames (frame contents data) as simulated by the LT on channel B in slot 5 and slot  $n_{dyn}$  of cycle 10

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT stores the frame content into the FIFO correctly and according to its admittance criteria.

**7.3.8.3.3 Received frame placed into none-queued receive buffer / FIFO buffer**

— **Test purpose**

Verify that if the received frame is not placed into a non-queued receive buffer, the frame is a candidate for admission into a FIFO buffer.

— **Applicability**

SC, DC.

## — Configuration

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

A FIFO buffer is configured in the IUT to receive all valid non-null frames in static slot 5 and in the dynamic slot  $n_{\text{dyn}}$  ( $\text{Range1}_{\text{min}} = 5$ ,  $\text{Range1}_{\text{max}} = 5$ ,  $\text{Range2}_{\text{min}} = n_{\text{dyn}}$ ,  $\text{Range2}_{\text{max}} = n_{\text{dyn}}$ ) on available channel(s). Write access to the admittance criteria is enabled during *POC:normal active* state.

- (a) No non-queued receive buffers in the IUT are assigned for reception in slot 5 and dynamic slot  $n_{\text{dyn}}$  on available channel(s).
- (b) Non-queued receive buffers in the IUT are assigned for reception in static slot 5 and dynamic slot  $n_{\text{dyn}}$  on available channel(s).

The LT simulates an additional frame in static slot 5 and an additional frame in dynamic slot  $n_{\text{dyn}}$ .

NOTE For dual channel test execution and in case the IUT does not support the configuration of one single FIFO for both channels, two FIFO buffers shall be configured and the verification steps in the test execution shall apply to the respective FIFO.

## — Preamble (setup state)

Preamble I.

## — Test execution

- 1) In cycle 8, the LT simulates its frames in slot 5 and slot  $n_{\text{dyn}}$  with the null frame indicator set to '1'.
- 2) In the NIT of cycle 8, it is verified (UT) that
- 3) the FIFO buffer holds the contents of the frames (frame contents data) as simulated by the LT in slot 5 and slot  $n_{\text{dyn}}$  of cycle 8.
- 4) the FIFO buffer is empty and that the non-queued receive buffer(s) assigned to slot 5 holds the contents of the frame (frame contents data) from slot 5 and the non-queued receive buffer(s) assigned to slot  $n_{\text{dyn}}$  holds the contents of the frame from slot  $n_{\text{dyn}}$  as simulated by the LT in cycle 8.
- 5) In cycle 9, the LT simulates its frames in slot 5 and slot  $n_{\text{dyn}}$  with the null frame indicator set to '0' and all payload bytes set to 0x00.
- 6) In the NIT of cycle 9, it is verified (UT) that
  - (a) the FIFO buffer does not hold the contents of the frames (frame contents data) as simulated by the LT in slot 5 and slot  $n_{\text{dyn}}$  of cycle 9.
  - (b) the FIFO buffer is empty and that the non-queued receive buffer(s) assigned to slot 5 still holds the contents of the frame (frame contents data) as simulated by the LT in slot 5 of cycle 8. It is also verified (UT) that the non-queued receive buffer(s) assigned to slot  $n_{\text{dyn}}$  still holds the contents of the frame (frame contents data) as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 8. (The receive buffers have not been updated.)

## — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The received frame is placed into the non-queued receive buffer or into the FIFO receive buffer accordingly.

**7.3.8.3.4 FIFO cycle counter admittance criteria**

— **Test purpose**

Verify FIFO cycle counter admittance criteria.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

A FIFO buffer is configured in the IUT to receive all valid non-null frames in static slot 5 and in the dynamic slot  $n_{\text{dyn}}$  in every even cycle ( $\text{Cycle\_Repetition} = 2$ ,  $\text{Cycle\_Offset} = 0$ ,  $\text{Range1}_{\text{min}} = 5$ ,  $\text{Range1}_{\text{max}} = 5$ ,  $\text{Range2}_{\text{min}} = n_{\text{dyn}}$ ,  $\text{Range2}_{\text{max}} = n_{\text{dyn}}$ ). Write access to the admittance criteria is enabled during *POC:normal active* state. No non-queued receive buffers in the IUT are assigned for reception in slot 5 and dynamic slot  $n_{\text{dyn}}$ .

The LT simulates an additional frame in static slot 5 and an additional frame in dynamic slot  $n_{\text{dyn}}$ .

NOTE For dual channel test execution and in case the IUT does not support the configuration of one single FIFO for both channels, two FIFO buffers shall be configured and the verification steps in the test execution shall apply to the respective FIFO.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT transmits its frames in slot 5 and slot  $n_{\text{dyn}}$  correctly.
- 2) In the NIT of cycle 8, it is verified (UT) that the FIFO buffer holds the contents of the frames (frame contents data) as simulated by the LT in slot 5 and slot  $n_{\text{dyn}}$  of cycle 8.
- 3) In cycle 9, the LT transmits its frames in slot 5 and slot  $n_{\text{dyn}}$  correctly.
- 4) In the NIT of cycle 9, it is verified (UT) that the FIFO buffer does not hold the contents of the frames as simulated by the LT in slot 5 and slot  $n_{\text{dyn}}$  of cycle 9.
- 5) In cycle 10, the LT transmits its frames in slot 5 and slot  $n_{\text{dyn}}$  correctly.
- 6) In the NIT of cycle 10, it is verified (UT) that the FIFO buffer holds the contents of the frames (frame contents data) as simulated by the LT in slot 5 and slot  $n_{\text{dyn}}$  of cycle 10.
- 7) In the NIT of cycle 10, the UT configures the IUT to receive valid non-null frames in static slot 5 and in the dynamic slot  $n_{\text{dyn}}$  in every odd cycle ( $\text{Cycle\_Repetition} = 2$ ,  $\text{Cycle\_Offset} = 1$ ).
- 8) In cycle 11, the LT transmits its frames in slot 5 and slot  $n_{\text{dyn}}$  correctly.

- 9) In the NIT of cycle 11, it is verified (UT) that the FIFO buffer holds the contents of the frames (frame contents data) as simulated by the LT in slot 5 and slot  $n_{dyn}$  of cycle 11.
- 10) In cycle 12, the LT transmits its frames in slot 5 and slot  $n_{dyn}$  correctly.
- 11) In the NIT of cycle 12, it is verified (UT) that the FIFO buffer does not hold the contents of the frames as simulated by the LT in slot 5 and slot  $n_{dyn}$  of cycle 12.
- 12) In cycle 13, the LT transmits its frames in slot 5 and slot  $n_{dyn}$  correctly.
- 13) In the NIT of cycle 13, it is verified (UT) that the FIFO buffer holds the contents of the frames as simulated by the LT in slot 5 and slot  $n_{dyn}$  of cycle 13.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs frame filtering according to the FIFO buffer configuration.

### 7.3.8.3.5 Non-queued receive buffer for both channels and FIFO buffer

— **Test purpose**

Verify frame reception into an assigned non-queued receive buffer and FIFO buffer. The first semantically valid frame received within the assigned slot is stored in the non-queued receive buffer.

— **Applicability**

DC.

— **Configuration**

All basic configurations.

FIFO buffer(s) is configured in the IUT to receive all valid non-null frames in static slot 5 on both channels. Write access to the admittance criteria is enabled during *POC:normal active* state. A non-queued receive buffer in the IUT is assigned to slot 5 for both channels.

The LT simulates an additional frame in static slot 5 with different payload data on channel A (the payload byte 0 is 0x55, byte 1 is 0x55) and on channel B (the payload byte 0 is 0xAA, byte 1 is 0xAA).

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates the frame in slot 5 on channel A starting at  $gdActionPointOffset - 1$  MT and the frame in slot 5 on channel B starting at  $gdActionPointOffset$ .
- 2) In the NIT of cycle 8, it is verified (UT) that the non-queued receive buffer holds the contents (frame header and payload data) of the frame in the frame contents data as simulated by the LT on channel A in slot 5 of cycle 8. Additionally it is verified (UT) that the non-queued receive buffer holds the slot status for each channel separately, i.e.  $vSS!SyntaxError = false$ ,  $vSS!ContentError = false$ ,  $vSS!BViolation = false$ ,  $vSS!ValidFrame = true$ ,  $vSS!NFIndicator = '1'$  for channel A and  $vSS!SyntaxError = false$ ,  $vSS!ContentError = false$ ,  $vSS!BViolation = false$ ,  $vSS!ValidFrame = true$ ,

$vSS!NFIndicator = '1'$  for channel B. It is verified that the FIFO buffer holds no payload data (i.e. the payload data as simulated by the LT on channel B in slot 5 of cycle 8 is not stored in either buffers).

- 3) In cycle 9, the LT simulates the frame in slot 5 on channel B starting at  $gdActionPointOffset - 1$  MT and the frame in slot 5 on channel A starting at  $gdActionPointOffset$ .
- 4) In the NIT of cycle 9, it is verified (UT) that the non-queued receive buffer holds the contents (frame header and payload data) of the frame in frame contents data as simulated by the LT on channel B in slot 5 of cycle 9. Additionally it is verified (UT) that the non-queued receive buffer holds the slot status for each channel separately, i.e.  $vSS!SyntaxError = false$ ,  $vSS!ContentError = false$ ,  $vSS!BViolation = false$ ,  $vSS!ValidFrame = true$ ,  $vSS!NFIndicator = '1'$  for channel A and  $vSS!SyntaxError = false$ ,  $vSS!ContentError = false$ ,  $vSS!BViolation = false$ ,  $vSS!ValidFrame = true$ ,  $vSS!NFIndicator = '1'$  for channel B. It is verified that the FIFO buffer holds no payload data (i.e. the payload data as simulated by the LT on channel A in slot 5 of cycle 9 is not stored in either buffers).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

A non-queued receive buffer assigned to a slot on both channels shall store the first semantically valid frame received within the assigned slot and is capable of storing the slot status data of both channels separately. A FIFO buffer assigned to the same slot shall not store the frame contents.

### 7.3.8.3.6 FIFO frame identifier admittance criteria

— **Test purpose**

Verify that the IUT is capable to admit only frames with frame identifiers belonging to a configurable set of frame identifiers into a FIFO buffer.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

A FIFO buffer is configured in the IUT to receive valid non-null frames in the static slots 3 and 4, as well as the frames in the last static and in the first dynamic slot in every cycle ( $Range1_{min} = 3$ ,  $Range1_{max} = 4$ ,  $Range2_{min} = gNumberOfStaticSlots$ ,  $Range2_{max} = gNumberOfStaticSlots + 1$ ). No non-queued receive buffer is configured in the IUT.

NOTE For dual channel test execution and in case the IUT does not support the configuration of one single FIFO for both channels, two FIFO buffers shall be configured and the verification steps in the test execution shall apply to the respective FIFO.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In cycle 7, the LT transmits valid frames in the static slots 3, 4, 5, in the last two static slots and in the first two dynamic slots. Each frame is transmitted with a payload of two bytes containing the slot number.

- 2) In the NIT of cycle 7, it is verified (UT) that the IUT has stored the correct frames into the FIFO buffer, i.e. the frame ID, the channel identifier and the payload of FIFO entries shall match the transmitted frames in the slots 3, 4, in the last static slot and in the first dynamic slot respectively, and the FIFO shall not contain any other entry.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT admits received frames into their FIFO, if the received frame identifier belongs to a configurable set of frame identifiers. All other received frames are not admitted into the FIFO.

**7.3.8.3.7 Configuration of FIFO admittance criteria**

— **Test purpose**

Verify the correct handling of host's write access to admittance criteria of a FIFO in different POC states.

The write access to the admittance criteria during *POC:normal active* state and *POC:normal passive* state shall be configurable in the *POC:config* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 204.

**Table 204 — Modification to basic configuration for queued receive buffer – configuration of FIFO admittance criteria**

Parameter	Modifications
<i>pKeySlotID</i>	1
<i>pKeySlotUsedForSync</i>	true
<i>pKeySlotOnlyEnabled</i>	true
<i>gMaxWithoutClockCorrectionPassive</i>	1

Table 205 defines two different FIFO admittance criteria sets, which are used to verify the UT's write access to IUT's FIFO configuration data in different POC states.

**Table 205 — FIFO admittance criteria for configuration of FIFO admittance criteria**

FIFO admittance criteria	Set 1	Set 2
FIFO frame validity admittance criteria	AdmitNullFrame = true	AdmitNullFrame = false
Pass the FIFO channel admittance criteria only if the frame was received on	channel A	channel B
FIFO frame identifier admittance criteria	Range1 <sub>min</sub> = 1, Range1 <sub>max</sub> = 2, Range2 <sub>min</sub> = 3, Range2 <sub>max</sub> = 4	Range1 <sub>min</sub> = 5, Range1 <sub>max</sub> = 6, Range2 <sub>min</sub> = 7, Range2 <sub>max</sub> = 8
FIFO cycle counter admittance criteria	Cycle_Repetition = 2, Cycle_Offset = 1	Cycle_Repetition = 4, Cycle_Offset = 3
Message identifier admittance criteria	AdmitWithoutMessageID = false	AdmitWithoutMessageID = true

— **Preamble (setup state)**

The IUT is configured as coldstart node sending startup frames in slot 1. The IUT takes the role of the following coldstart node, the LT the role of the leading coldstart node simulating startup frames in slot 3.

The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).

— **Test execution**

- 1) The UT writes the configuration data of the FIFO buffer (in the following referenced as FIFO1) with the FIFO admittance criteria set 1.
- 2) The UT verifies that the write access in *vPOC!State* = *DEFAULT\_CONFIG* is not successful, by reading the admittance criteria of FIFO1 and comparing them with set 1.
- 3) The UT sets the IUT into *POC:config* state with the CHI command CONFIG.
- 4) After 2 500 µT it is verified (UT) that the IUT has entered the *POC:config* state (*vPOC!State* = *CONFIG*).
- 5) The UT configures FIFO1 with the admittance criteria set 2 and
  - (a) disables the write access to the FIFO admittance criteria during *POC:normal active* state or *POC:normal passive* state.
  - (b) enables the write access to the FIFO admittance criteria during *POC:normal active* state or *POC:normal passive* state.
- 6) The UT verifies that the write access to the FIFO admittance criteria in *vPOC!State* = *CONFIG* is successful, by reading the admittance criteria of FIFO1 and comparing them with set 2.
- 7) The UT configures the IUT with the given basic configuration.
- 8) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 9) After 2 500 µT it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State* = *READY*). The UT
  - (a) enables the write access to the FIFO admittance criteria during *POC:normal active* state or *POC:normal passive* state.

- (b) disables the write access to the FIFO admittance criteria during *POC:normal active state* or *POC:normal passive state*.
- 10) The UT initiates the startup procedure with the CHI command RUN.
- 11) The LT represents the leading coldstart node in the cluster and simulates a CAS  $0,5 * pdListenTimeout \pm 0,1 * pdListenTimeout$  after the CHI command RUN.
- 12) In cycle 0, the UT
- (a) enables the write access to the FIFO admittance criteria during *POC:normal active state* or *POC:normal passive state*.
  - (b) disables the write access to the FIFO admittance criteria during *POC:normal active state* or *POC:normal passive state*.
- 13) In slot 3 of cycles 0 to 6, the LT simulates a startup frame with the null frame indicator, the reserved bit and the payload preamble indicator set to '0', holding a payload of 0x00 in all payload bytes.
- 14) In cycle 7, within 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active state* (*vPOC!State = NORMAL\_ACTIVE*).
- 15) In cycle 7, the UT
- (a) enables the write access to the FIFO admittance criteria during *POC:normal active state* or *POC:normal passive state*.
  - (b) disables the write access to the FIFO admittance criteria during *POC:normal active state* or *POC:normal passive state*.
- 16) In the NIT of cycle 7, the UT configures FIFO1 with the admittance criteria set 1.
- 17) The UT verifies that the
- (a) write access to the FIFO admittance criteria in *vPOC!State = NORMAL\_ACTIVE* is not successful, by reading the admittance criteria of FIFO1 and comparing them with set 2. The admittance criteria matches set 2.
  - (b) write access to the FIFO admittance criteria in *vPOC!State = NORMAL\_ACTIVE* is successful, by reading the admittance criteria of FIFO1 and comparing them with set 1. The admittance criteria matches set 1. The UT configures FIFO1 again with the FIFO admittance criteria configuration set 2.
- 18) In cycle 8, the LT stops startup frame simulation.
- 19) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:normal passive state* (*vPOC!State = NORMAL\_PASSIVE*).
- 20) In cycle 10, the UT
- (a) enables the write access to the FIFO admittance criteria during *POC:normal active state* or *POC:normal passive state*.
  - (b) disables the write access to the FIFO admittance criteria during *POC:normal active state* or *POC:normal passive state*.
- 21) In the NIT of cycle 10, the UT configures FIFO1 with the admittance criteria set 1.



22) The UT verifies that the

- (a) write access to the FIFO admittance criteria in *vPOC!State = NORMAL\_PASSIVE* is not successful, by reading the admittance criteria of FIFO1 and comparing them with set 2. The admittance criteria matches set 2.
- (b) write access to the FIFO admittance criteria in *vPOC!State = NORMAL\_PASSIVE* is successful, by reading the admittance criteria of FIFO1 and comparing them with set 1. The admittance criteria matches set 1.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the expected state transitions and the write access to FIFO's admittance criteria buffer is as expected.

**7.3.8.3.8 FIFO access after transition from normal passive**

— **Test purpose**

Verify that the IUT is capable to provide the host with the complete slot status data and frame contents data of the oldest entry, that the host can remove the oldest entry, and that upon a transition from *POC:normal passive* state to either the *POC:halt* or *POC:ready* state the IUT continues to provide host access to FIFO.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 206.

**Table 206 — Modification to basic configurations for queued receive buffer – FIFO access after transition from normal passive**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	1

A FIFO buffer is configured only for one available channel in the IUT to receive valid frames in the static slots 1 and 3 in each cycle. This FIFO is the only receive buffer configured in the IUT.

— **Preamble (setup state)**

Preamble I.

The preamble is supplemented by the following statement: "In the NIT of cycle 7, the UT removes one entry from IUT's FIFO."

— **Test execution**

- 1) In cycle 8, the LT simulates a valid frame in slot 1 with startup and sync bit set to '0', and an additional valid frame in slot 3.

- 2) In the NIT of cycle 8, it is verified (UT) that the IUT has stored two frames into the FIFO buffer. It is verified (UT), by reading the first FIFO entry and removing it from FIFO, that the IUT has stored the frame transmitted in slot 1 with the slot status data containing *vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1', and with the frame contents data containing *vRF!Header!Reserved* = '0', *vRF!Header!FrameID* = 1, *vRF!Header!CycleCount* = 8, *vRF!Header!PPIndicator* = '0', *vSS!NFIndicator* = '1', *vRF!Header!SyFIndicator* = '0', *vRF!Header!SuFIndicator* = '0', and the expected *vRF!Header!HeaderCRC*, *vRF!Header!Length*, *vRF!Payload* and *vRF!Channel*. It is verified (UT) that the IUT has remaining one frame in the FIFO. It is also verified (UT), by reading the first FIFO entry and removing it from FIFO, that this entry contains the frame transmitted in slot 3 with the slot status data containing *vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1', and with the frame contents data containing *vRF!Header!Reserved* = '0', *vRF!Header!FrameID* = 3, *vRF!Header!CycleCount* = 8, *vRF!Header!PPIndicator* = '0', *vSS!NFIndicator* = '1', *vRF!Header!SyFIndicator* = '0', *vRF!Header!SuFIndicator* = '0', and the expected *vRF!Header!HeaderCRC*, *vRF!Header!Length*, *vRF!Payload* and *vRF!Channel*. It is verified (UT) that the FIFO is empty.
- 3) In cycle 9, the LT transmits only one frame in slot 3.
- 4) In the NIT of cycle 9, it is verified (UT) that the IUT has stored one frame into the FIFO buffer.
- 5) In cycle 10, the LT transmits both frames correctly (frame in slot 1 with startup and sync bit set to '1').
- 6) 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT has entered the *POC:normal passive* state (*vPOC!State* = *NORMAL\_PASSIVE*).
- 7) In the NIT of cycle 10, it is verified (UT) that the FIFO buffer contains three entries. By reading and removing the first entry, it is verified (UT) that this entry contains the frame transmitted in cycle 9 / slot 3 with the slot status data containing *vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1', and with the frame contents data containing *vRF!Header!Reserved* = '0', *vRF!Header!FrameID* = 3, *vRF!Header!CycleCount* = 9, *vRF!Header!PPIndicator* = '0', *vSS!NFIndicator* = '1', *vRF!Header!SyFIndicator* = '0', *vRF!Header!SuFIndicator* = '0', and the expected *vRF!Header!HeaderCRC*, *vRF!Header!Length*, *vRF!Payload* and *vRF!Channel*. It is verified (UT) that the IUT has still stored two remaining frames in the FIFO.
- 8) In the NIT of cycle 10, the UT issues the CHI command
  - (a) IMMEDIATE\_READY.
  - (b) FREEZE
- 9) 2 500  $\mu$ T after UT has issued the last CHI command, it is verified (UT) that the IUT has entered
  - (a) the *POC:ready* state (*vPOC!State* = *READY*).
  - (b) the *POC:halt* state (*vPOC!State* = *NORMAL\_PASSIVE* and *vPOC!Freeze* = true). It is verified (UT) that the IUT has still two remaining frames in the FIFO.
- 10) It is verified (UT), by reading the first FIFO entry and removing it from the FIFO, that this entry contains the frame transmitted in cycle 10 / slot 1 with the slot status data containing *vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1', and with the frame contents data containing *vRF!Header!Reserved* = '0', *vRF!Header!FrameID* = 1, *vRF!Header!CycleCount* = 10, *vRF!Header!PPIndicator* = '0', *vSS!NFIndicator* = '1', *vRF!Header!SyFIndicator* = '1', *vRF!Header!SuFIndicator* = '1', and the expected *vRF!Header!HeaderCRC*, *vRF!Header!Length*, *vRF!Payload* and *vRF!Channel*. It is verified (UT) that the IUT has one remaining frame in the FIFO. It is verified (UT), by reading the first FIFO entry and removing it from the FIFO, that this entry

contains the frame transmitted in cycle 10 / slot 3 with the slot status data containing *vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1', and with the frame contents data containing *vRF!Header!Reserved* = '0', *vRF!Header!FrameID* = 3, *vRF!Header!CycleCount* = 10, *vRF!Header!PPIndicator* = '0', *vSS!NFIndicator* = '1', *vRF!Header!SyFIndicator* = '0', *vRF!Header!SuFIndicator* = '0', and the expected *vRF!Header!HeaderCRC*, *vRF!Header!Length*, *vRF!Payload* and *vRF!Channel*. It is verified (UT) that the FIFO is empty.

— **Postamble**

- (a) The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.
- (b) No action required as IUT is already in *POC:halt*.

— **Pass criteria**

The number of FIFO entries and the content of entries are as expected.

**7.3.8.3.9 FIFO access after transition from normal active**

— **Test purpose**

Verify that the IUT is capable to provide the host with the complete slot status data and frame contents data of the oldest entry, that the host can remove the oldest entry, and that upon a transition from *POC:normal active* state to either the *POC:halt* or *POC:ready* state the IUT continues to provide host access to FIFO.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble II.

A FIFO buffer is configured in the IUT to receive valid frames in the static slots 2 and 3 in each cycle and on one available channel. This FIFO is the only receive buffer configured in the IUT.

The LT transmits an additional frame in the static slot 3.

— **Test execution**

- 1) In the NIT of cycle 6, it is verified (UT) that the IUT has stored two frames into the FIFO buffer. It is verified (UT) that the first entry contains the frame transmitted in slot 2 with the slot status data containing *vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1', and with the frame contents data containing *vRF!Header!Reserved* = '0', *vRF!Header!FrameID* = 2, *vRF!Header!CycleCount* = 6, *vRF!Header!PPIndicator* = '0', *vSS!NFIndicator* = '1', *vRF!Header!SyFIndicator* = '1', *vRF!Header!SuFIndicator* = '1', and with the expected *vRF!Header!HeaderCRC*, *vRF!Header!Length*, *vRF!Payload* and *vRF!Channel*.

- 2) The UT removes one entry from IUT's FIFO and issues the CHI command
  - (a) IMMEDIATE\_READY.
  - (b) FREEZE
- 3) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered
  - (a) the *POC:ready* state (*vPOC!State* = *READY*).
  - (b) the *POC:halt* state (*vPOC!State* = *NORMAL\_ACTIVE* and *vPOC!Freeze* = true).
- 4) It is verified (UT) that the FIFO buffer has one entry containing the frame transmitted in slot 3 with the slot status data containing *vSS!SyntaxError* = false, *vSS!ContentError* = false, *vSS!BViolation* = false, *vSS!ValidFrame* = true, *vSS!NFIndicator* = '1', and with the frame contents data containing *vRF!Header!Reserved* = '0', *vRF!Header!FrameID* = 3, *vRF!Header!CycleCount* = 6, *vRF!Header!PPIndicator* = '0', *vSS!NFIndicator* = '1', *vRF!Header!SyFIndicator* = '0', *vRF!Header!SuFIndicator* = '0', and with the expected *vRF!Header!HeaderCRC*, *vRF!Header!Length*, *vRF!Payload* and *vRF!Channel*.

— **Postamble**

- (a) The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.
- (b) No action required as IUT is already in *POC:halt*.

— **Pass criteria**

The number of FIFO entries and their content are as expected and the UT has read access to FIFO in the states *POC:ready* and *POC:halt*.

### 7.3.8.3.10 Queued receive buffer performance

— **Test purpose**

Verify FIFO buffer performance requirements. The FIFO shall have a depth of at least eight entries. The size of each entry shall be greater than or equal of a non-queued receive buffer. An overrun indicator is provided in the CHI and set if an overrun condition is occurred.

— **Applicability**

SC.

— **Configuration**

All basic configurations using the modifications as listed in Table 207.

**Table 207 — Modification to basic configurations for queued receive buffer – queued receive buffer performance**

Parameter	Modification to Basic Configurations				
	1a	1b	2a	2b	3
<i>gdStaticSlot [MT]</i>	274	274	271	271	535
<i>gMacroPerCycle [MT]</i>	4 826	4 826	3 729	3 729	6 459
<i>gNumberOfStaticSlots</i>	10	10	10	10	10
<i>gPayloadLengthStatic [two-byte word]</i>	127	127	127	127	127
<i>gdCycle [<math>\mu</math>s]</i>	4 826	4 826	7 458	7 458	12 918
<i>gdNIT [MT]</i>	75	75	16	16	70
<i>pdListenTimeout [<math>\mu</math>T]</i>	386 312	772 624	597 000	298 500	517 032
<i>pMicroPerCycle [<math>\mu</math>T]</i>	193 040	386 080	298 320	149 160	258 360
<i>pOffsetCorrectionStart [MT]</i>	4 752	4 752	3 714	3 714	6 390
<i>pRateCorrectionOut [<math>\mu</math>T]</i>	116	232	180	90	156

$BufferMessageLength_{FIFO}$  = the implementation specific maximum length of available message data in two-byte word.

A FIFO buffer is configured in the IUT to receive all valid non-null frames in all static slots between 3 and 10 ( $Range1_{min} = 3$ ,  $Range1_{max} = 10$ ).

The FIFO buffer width is  $BufferMessageLength_{FIFO}$ .

The size of the FIFO buffer is configured for at least eight entries.

Write access to the admittance criteria is disabled during *POC:normal active* state. No non-queued receive buffer in the IUT is assigned to the slots between 3 and 10.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates additional frames in all slots between 3 and 10. For all simulated frames (1 and 3 to 10) the first byte of payload is equal to cycle number the second byte equal to SlotId, all other bytes are set to 0x00.
- 2) In the NIT of cycle 8, it is verified (UT) that the IUT has stored eight entries in the FIFO and that the overrun indicator in the FIFO status information is not set. It is further verified (UT) that the IUT has stored the correct frames into the FIFO buffer by reading and removing the entries. The frame ID, the channel identifier and the first ( $BufferMessageLength_{FIFO} * \text{two-byte words}$ ) of the payload of the FIFO entries shall match the transmitted frames in the slots 3 to 10.
- 3) In cycle 9, the LT simulates additional frames in all slots between 3 and 10.
- 4) Beginning with cycle 10, the LT simulates an additional valid non-null frame in slot 3 only.

- 5) In the NIT of the cycle where the LT has transmitted the amount of frames necessary for causing the FIFO buffer to overrun, it is verified (UT) the FIFO overrun indicator is set in the FIFO status information.
- 6) In the NIT of the next cycle, it is verified (UT) the FIFO overrun indicator is still set in the FIFO status information. The UT resets (clears) the FIFO overrun indicator and verifies that the FIFO overrun indicator is cleared in the FIFO status information.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The FIFO buffer contains the received frames as expected. The IUT shall indicate a FIFO overrun correctly in the FIFO status information.

**7.3.8.4 Buffer configuration data class 1 and class 2**

— **Test purpose**

To verify the correct behaviour of IUT regarding write access to the configuration data class 1 and class 2 the UT enables / disables the write access to buffer configuration data class 1 and / or 2 and tries to change the buffer configuration data when IUT is in different POC states.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 208.

**Table 208 — Modification to basic configurations for queued receive buffer – buffer configuration data class 1 and class 2**

Parameter	Modification
<i>pKeySlotOnlyEnabled</i>	true
<i>gMaxWithoutClockCorrectionPassive</i>	1

Table 209 defines the two different buffer configuration data sets.

**Table 209 — Message buffer configuration for buffer configuration data class 1 and class 2**

Buffer Configuration Data Class 1	Set 1	Set 2
Type indication	TX	RX
Slot identifier	11	12
Channel identifier	A	B
Set of communication cycles	odd	even
Buffer Configuration Data Class 2		
Message length	1	2
Payload preamble indicator	1	0
Header CRC	0x7FF	0x000
Transmission mode indicator	single shot mode	continuous mode

— **Preamble (setup state)**

The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).

— **Test execution**

- 1) The UT reads the configuration data of all<sup>3)</sup> message buffers and verifies that the message buffers can neither transmit nor receive.
- 2) The UT configures one message buffer (in the following referenced as MB) with the buffer configuration data set 1.
- 3) The UT verifies that the write access in  $vPOC!State = DEFAULT\_CONFIG$  is not successful, by reading the configuration data of MB and comparing it with set 1.
- 4) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG.
- 5) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the  $POC:config$  state ( $vPOC!State = CONFIG$ ).
- 6) The UT configures the IUT with the given basic configuration.
- 7) The UT configures MB with the buffer configuration data set 1.
- 8) The UT verifies that the write access in  $vPOC!State = CONFIG$  is successful, by reading the configuration data of MB and Comparing it with set 1.
- 9) The UT configures
  - (a) No write access to either Class 1 or Class 2 message buffer configuration data while in states other than  $POC:config$ .

---

3) In case the implementation allows a dynamic allocation of message buffers, it is verified that no message buffer is enabled.

- (b) Write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config*.
  - (c) Write access to Class 2 message buffer configuration data while in states other than *POC:default config* and no write access to Class 1 message buffer configuration data while in states other than *POC:config*.
- 10) The UT configures MB with the buffer configuration data set 2.
- 11) The UT verifies that the write access in *vPOC!State = CONFIG* is successful, by reading the configuration data of MB and Comparing it with set 2.
- 12) The UT configures the IUT to transmit a startup frame in slot 1.
- 13) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE*.
- 14) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).
- 15) The UT configures MB with the buffer configuration data set 1.
- 16) By reading the configuration data of MB, it is verified (UT) that
- (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 2 (the UT has no write access to either Class 1 or Class 2 message buffer configuration data).
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 1 (the UT has write access to both Class 1 and Class 2 message buffer configuration data).
  - (c) the Class 1 message buffer configuration data of MB matches set 2 and the Class 2 message buffer configuration data of MB matches set 1 (the UT has write access to Class 2 and no write access to Class 1 message buffer configuration data).

The UT configures MB with the buffer configuration data set 2.

- 17) The UT issues the CHI command *WAKEUP*.
- 18) After 2 500  $\mu$ T it is verified (UT) that the IUT is in a wakeup state (*vPOC!State = WAKEUP*).
- 19) The UT configures MB with the buffer configuration data set 1.
- 20) By reading the configuration data of MB, it is verified (UT) that
- (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 2.
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 1.
  - (c) the Class 1 message buffer configuration data of MB matches set 2 and the Class 2 message buffer configuration data of MB matches set 1.

The UT configures MB with the buffer configuration data set 2.

- 21) The UT issues the CHI command *IMMEDIATE\_READY*.
- 22) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*) and the UT issues the CHI command *RUN*.
- 23) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered a startup state (*vPOC!State = STARTUP*).



- 24) The UT configures MB with the buffer configuration data set 1.
- 25) By reading the configuration data of MB, it is verified (UT) that
- (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 2.
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 1.
  - (c) the Class 1 message buffer configuration data of MB matches set 2 and the Class 2 message buffer configuration data of MB matches set 1.

The UT configures MB with the buffer configuration data set 2.

- 26) The LT represents the leading coldstart node and simulates a CAS latest  $(0,9 \pm 0,1) * pdListenTimeout$  after the CHI command RUN.
- 27) In slot 2 of cycles 0 to 7, the LT simulates startup frames.
- 28) In cycle 7, within 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 29) In the NIT of cycle 7, the UT configures MB with the buffer configuration data set 1.
- 30) By reading the configuration data of MB, it is verified (UT) that
- (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 2.
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 1.
  - (c) the Class 1 message buffer configuration data of MB matches set 2 and the Class 2 message buffer configuration data of MB matches set 1.

The UT configures MB with the buffer configuration data set 2.

- 31) With the begin of cycle 8, the LT stops startup frame simulation.
- 32) In cycle 10, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ).
- 33) The UT configures MB with the buffer configuration data set 1.
- 34) By reading the configuration data of MB, it is verified (UT) that
- (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 2.
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 1.
  - (c) the Class 1 message buffer configuration data of MB matches set 2 and the Class 2 message buffer configuration data of MB matches set 1.

The UT configures MB with the buffer configuration data set 2.

- 35) The UT issues the CHI command FREEZE.
- 36) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:halt* state, i.e.  $vPOC!State = HALT$  and  $vPOC!Freeze = true$ .
- 37) The UT configures MB with the buffer configuration data set 1.

- 38) By reading the configuration data of MB, it is verified (UT) that
- (a) the Class 1 and Class 2 message buffer configuration data of MB matches set 2.
  - (b) the Class 1 and Class 2 message buffer configuration data of MB matches set 1.
  - (c) the Class 1 message buffer configuration data of MB matches set 2 and the Class 2 message buffer configuration data of MB matches set 1.

— **Postamble**

none.

— **Pass criteria**

The IUT performs the expected state transitions and the configuration data of the message buffer is as expected.

### 7.3.8.5 Slot status updated indicator

— **Test purpose**

Verify correct setting of the slot status updated indicator.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

Two buffers are configured for transmission in static slot 3 and in dynamic slot  $n_{\text{dyn}}$  with all payload bytes set to 0x55. Two additional receive buffers in the IUT are assigned to static slot 5 and to dynamic slot  $n_{\text{dyn}}+1$ .

The IUT is configured for write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config* and *POC:config*.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, the LT simulates its frames in slot 5 and slot  $n_{\text{dyn}}+1$ .
- 2) In cycle 8, 2 000  $\mu\text{T}$  after slot  $n_{\text{dyn}}+1$  and before the symbol window, it is verified (UT) that the slot status updated indicator is true in the transmit buffer status of slot 3 and slot  $n_{\text{dyn}}$ . It is also verified (UT) that the slot status updated indicator is true in the slot status data of slot 5 and slot  $n_{\text{dyn}}+1$ .
- 3) In the symbol window of cycle 8, the UT configures the *MessageLength* of the message buffers for slot 3 and slot  $n_{\text{dyn}}$  to 1 two-byte word.
- 4) In the NIT of cycle 8, it is verified (UT) that the slot status updated indicator is false in the message buffer status of slot 3 and slot  $n_{\text{dyn}}$ . It is also verified (UT) that the slot status updated indicator is true in the message buffer status of slot 5 and in the slot status data of slot  $n_{\text{dyn}}+1$ .

- 5) The UT sets the slot status updated indicator of all transmit and receive buffers to false and verifies that they are cleared and the UT sets the payload data valid flag for all configured transmit buffers to true. The header CRC for slot  $n_{dyn}$  is recalculated because of the modification of the MessageLength.
- 6) In cycle 9, the LT simulates its frames in slot 5 and slot  $n_{dyn}+1$ .
- 7) In the NIT of cycle 9, it is verified (UT) that the slot status updated indicator is true in the transmit buffer status of slot 3 and slot  $n_{dyn}$ . It is also verified (UT) that the slot status updated indicator is true in the slot status data of slot 5 and slot  $n_{dyn}+1$ .
- 8) In the static segment of cycle 10, the UT issues the command IMMEDIATE\_READY.
- 9) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*). It is also verified (UT) that the slot status updated indicator is true in the transmit buffer status of slot 3 and slot  $n_{dyn}$  and that the slot status updated indicator is true in the slot status data of slot 5 and slot  $n_{dyn}+1$ .
- 10) The UT issues the command RUN.
- 11) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered a startup state (*vPOC!State = STARTUP*). It is also verified (UT) that the slot status updated indicator is false in the transmit buffer status of slot 3 and slot  $n_{dyn}$  and that the slot status updated indicator is false in the slot status data of slot 5 and slot  $n_{dyn}+1$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The slot status updated indicator in the transmit buffer status and slot status data is set accordingly.

**7.3.8.6 Payload data valid flag**

— **Test purpose**

Verify correct setting of the payload data valid flag in different states.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 210.

**Table 210 — Modification to basic configurations for queued receive buffer – payload data valid flag**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	1

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

Two buffers are configured for transmission in static slot 3 and in dynamic slot  $n_{dyn}$  with all payload bytes set to 0x55 in continuous transmission mode. Two additional receive buffers in the IUT are assigned to static slot 5 and to dynamic slot  $n_{dyn}+1$ .

The IUT is configured for write access to both Class 1 and Class 2 message buffer configuration data while in states other than *POC:default config* and *POC:config*.

The payload data valid flag of the transmit buffers are set to false during the buffer configuration.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In the NIT of cycle 7, it is verified (UT) that the payload data valid flag is false for both receive buffers (slot 5 and slot  $n_{dyn}+1$ ).
- 2) The UT sets the payload data valid flag for all transmit buffers to true.
- 3) In cycle 8, the LT simulates its frames in slot 5 and slot  $n_{dyn}+1$  and continues to transmit its startup frame in slot 1.
- 4) In cycle 8, 2 000  $\mu$ T after slot  $n_{dyn}+1$  and before the symbol window, it is verified (UT) that the payload data valid flag is true for both transmit buffers (slot 3 and slot  $n_{dyn}$ ) and for both receive buffers (slot 5 and slot  $n_{dyn}+1$ ).
- 5) In the symbol window of cycle 8, the UT configures the *MessageLength* of the message buffers for slot 3 and slot  $n_{dyn}$  to 1 two-byte word. The header CRC for slot  $n_{dyn}$  is recalculated because of the modification of the *MessageLength*.
- 6) In the NIT of cycle 8, it is verified (UT) that the payload data valid flag is false for the transmit buffer of slot 3 and for the receive buffer of slot  $n_{dyn}$ . It is also verified (UT) that the payload data valid flag is true for the receive buffer of slot 5 and for the transmit buffer of slot  $n_{dyn}+1$ .
- 7) The UT sets the payload data valid flag for all transmit buffers to true.
- 8) In cycle 9, the LT simulates its frames in slot 5 and slot  $n_{dyn}+1$  and continues to transmit its startup frame in slot 1.
- 9) In the symbol window of cycle 9, it is verified (UT) that the payload data valid flag is true for all configured buffers.
- 10) In the NIT of cycle 9, the UT issues the CHI command IMMEDIATE\_READY.
- 11) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state ( $vPOC!State = READY$ ).
- 12) 3 000  $\mu$ T after the CHI command IMMEDIATE\_READY, it is verified (UT) that the payload data valid flag is false for both transmit buffers (slot 3 and slot  $n_{dyn}$ ). It is also verified (UT) that the payload data valid flag is true for both receive buffers (slot 5 and slot  $n_{dyn}+1$ ).
- 13) The UT sets the payload data valid flag for all transmit buffers to true and issues the CHI command WAKEUP.
- 14) After 2 500  $\mu$ T it is verified (UT) that the IUT is in a wakeup state ( $vPOC!State = WAKEUP$ ).
- 15) 3 000  $\mu$ T after the CHI command WAKEUP, it is verified (UT) that the payload data valid flag is true for both transmit buffers (slot 3 and slot  $n_{dyn}$ ). It is also verified (UT) that the payload data valid flag is true for both receive buffers (slot 5 and slot  $n_{dyn}+1$ ).
- 16) The UT issues the CHI command IMMEDIATE\_READY.

- 17) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).
- 18) 3 000  $\mu$ T after the CHI command IMMEDIATE\_READY, it is verified (UT) that the payload data valid flag is true for all configured buffers.
- 19) The UT issues the CHI command RUN.
- 20) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered a startup state (*vPOC!State = STARTUP*).
- 21) 3 000  $\mu$ T after the CHI command RUN, it is verified (UT) that the payload data valid flag is true for both transmit buffers (slot 3 and slot  $n_{dyn}$ ). It is also verified (UT) that the payload data valid flag is false for both receive buffers (slot 5 and slot  $n_{dyn}+1$ ).
- 22) The UT issues the CHI command IMMEDIATE\_READY.
- 23) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).
- 24) 3 000  $\mu$ T after the CHI command IMMEDIATE\_READY, it is verified (UT) that the payload data valid flag is false for all configured buffers.
- 25) The UT sets the payload data valid flag for all transmit buffers to true and issues the command RUN.
- 26) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered a startup state (*vPOC!State = STARTUP*).
- 27) The LT represents the leading coldstart node and simulates a CAS latest  $(0,9 \pm 0,1) * pdListenTimeout$  after the CHI command RUN.
- 28) In slot 1 of cycle 0 to 7, the LT simulates a startup frame with the null frame indicator, the reserved bit and the payload preamble indicator set to '0', holding a payload of 0x00 in all payload bytes.
- 29) Beginning with cycle 7, the LT simulates its frames only in slot 5 and slot  $n_{dyn}+1$ .
- 30) In cycle 7 within 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State = NORMAL\_ACTIVE*).
- 31) In the NIT of cycle 7, it is verified (UT) that the payload data valid flag is true for all configured buffers.
- 32) Beginning with cycle 8, the LT stops startup frame simulation.
- 33) In cycle 10, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT has entered the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*).
- 34) The UT issues the CHI command IMMEDIATE\_READY.
- 35) After 2 500  $\mu$ T it is verified (UT) that the IUT has entered the *POC:ready* state (*vPOC!State = READY*).
- 36) 3 000  $\mu$ T after the CHI command IMMEDIATE\_READY, it is verified (UT) that the payload data valid flag is false for both transmit buffers (slot 3 and slot  $n_{dyn}$ ). It is also verified (UT) that the payload data valid flag is true for both receive buffers (slot 5 and slot  $n_{dyn}+1$ ).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The payload data valid flag is set accordingly.

**7.3.9 Timer and interrupt service**

**7.3.9.1 Cycle count and macrotick timer (repetitive mode)**

— **Test purpose**

Verify the functionality of the timer, the corresponding timer interrupt requests, and the corresponding interrupt status indication flags. It is verified that the IUT provides 2 timers that expire on a configured communication cycle count and macrotick in repetitive mode. It is also verified that an interrupt request is issued for the cycle start interrupt source with each cycle start.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{int}_1} = 3\,000 \mu\text{s} / g\text{dCycle} * g\text{MacroPerCycle}.$$

$$n_{\text{int}_2} = 4\,000 \mu\text{s} / g\text{dCycle} * g\text{MacroPerCycle}.$$

$$m_{\text{tol}} = \text{ceil}(100 \mu\text{T} / (g\text{dMacrotick} / p\text{dMicrotick})).$$

— **Preamble (setup state)**

Preamble II.

— **Test execution**

The IUT has to provide at least two timers that are further denoted in the test execution timer T1 and timer T2.

- 1) At the beginning of cycle 7 the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 2) In cycle 7 after clearing the interrupt indication flags the UT configures the timer T1 to cycle count 8, macrotick  $n_{\text{int}_1}$  and repetitive mode, activates it and enables interrupt requests for the corresponding interrupt source.
- 3) In cycle 7 after clearing the interrupt indication flags the UT configures the timer T2 to cycle count 9, macrotick  $n_{\text{int}_2}$  and repetitive mode, activates it and enables interrupt requests for the corresponding interrupt source.
- 4) In cycle 7 after clearing the interrupt indication flags the UT enables interrupt requests for the cycle start interrupt source.
- 5) In cycle 7, 2 500  $\mu\text{T}$  after the activation of timer T1, timer T2, and enabling interrupt requests for the cycle start interrupt source it is verified (UT) that the interrupt status indication flags are not set for the timer T1 and T2 or for the cycle start.
- 6) In each cycle  $(n) \bmod (g\text{CycleCountMax} + 1) = 8$  ( $n = [8; 2 * (g\text{CycleCountMax} + 1)]$ ), it is verified (UT) that the IUT generates an interrupt request for the interrupt source T1 within  $[0; 100] \mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after

T1 expires at the configured time, i.e. it is verified (UT) that the macrotick counter *vMacroTick* is in the range of  $[n_{int\_1}; n_{int\_1} + m_{tol}]$  and that the cycle counter *vCycleCounter* is 8 right after the interrupt assertion. The UT clears the corresponding interrupt status indication flag after its verification.

- 7) In each cycle  $(n) \bmod (gCycleCountMax + 1) = 9$  ( $n=[8;2 * (gCycleCountMax + 1)]$ ), it is verified (UT) that the IUT generates an interrupt request for the interrupt source T2 within  $[0; 100] \mu T + \xi_{UT} \mu T$  after T2 expires at the configured time, i.e. it is verified (UT) that the macrotick counter *vMacroTick* is in the range of  $[n_{int\_2}; n_{int\_2} + m_{tol}]$  and that the cycle counter *vCycleCounter* is 9 right after the interrupt assertion. The UT clears the corresponding interrupt status indication flag after its verification.
- 8) In each cycle  $(n) \bmod (gCycleCountMax + 1) \neq 8$  ( $n=[8;2 * (gCycleCountMax + 1)]$ ), it is verified (UT) that the IUT does not generate an interrupt request for the interrupt source T1.
- 9) In each cycle  $(n) \bmod (gCycleCountMax + 1) \neq 9$  ( $n=[8;2 * (gCycleCountMax + 1)]$ ), it is verified (UT) that the IUT does not generate an interrupt request for the interrupt source T2.
- 10) In each cycle  $(n) \bmod (gCycleCountMax + 1)$  ( $n=[8;2 * (gCycleCountMax + 1)]$ ), it is verified (UT) that the IUT generates an interrupt request for the cycle start interrupt source within  $[0; 100] \mu T + \xi_{UT} \mu T$  after the cycle start, i.e. it is verified (UT) that the macrotick counter *vMacroTick* is in the range of  $[0; m_{tol}]$ . The UT clears the corresponding interrupt status indication flag after its verification.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT indicates an interrupt request at the configured cycle count and macrotick and at the cycle start, repetitive in every cycle. The interrupt status indication flags are set accordingly.

**7.3.9.2 Cycle count and macrotick timer (non-repetitive mode)**

— **Test purpose**

Verify the functionality of the timer, the corresponding timer interrupt requests, and the corresponding interrupt status indication flags. It is verified that the IUT provides 2 timers that expire on a configured communication cycle count and macrotick in non-repetitive mode.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{int\_1} = 3\,000 \mu s / gdCycle * gMacroPerCycle.$$

$$n_{int\_2} = 4\,000 \mu s / gdCycle * gMacroPerCycle.$$

$$m_{tol} = \text{ceil}(100 \mu T / (gdMacroTick / pdMicroTick)).$$

— **Preamble (setup state)**

Preamble II.

## — Test execution

The IUT has to provide at least two timers that are further denoted in the test execution timer T1 and timer T2.

- 1) At the beginning of cycle 7 the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 2) In cycle 7 after clearing the interrupt indication flags the UT configures the timer T1 to cycle count 8, macrotick  $n_{int\_1}$  and non-repetitive mode, activates it and enables interrupt requests for the corresponding interrupt source.
- 3) In cycle 7 after clearing the interrupt indication flags the UT configures the timer T2 to cycle count 9, macrotick  $n_{int\_2}$  and non-repetitive mode, activates it and enables interrupt requests for the corresponding interrupt source.
- 4) In cycle 7, 2 500  $\mu$ T after the activation of timer T1 and T2 it is verified (UT) that the interrupt status indication flags are not set for the timer T1 or T2.
- 5) In cycle 8, it is verified (UT) that the IUT generates an interrupt request for the interrupt source T1 within  $[0; 100] \mu$ T +  $\xi_{IUT} \mu$ T after T1 expires at the configured time, i.e. it is verified (UT) that the macrotick counter  $vMacrotick$  is in the range of  $[n_{int\_1}; n_{int\_1} + m_{tol}]$  and that the cycle counter  $vCycleCounter$  is 8 right after the interrupt assertion. The UT clears the corresponding interrupt status indication flag after its verification.
- 6) In cycle 9, it is verified (UT) that the IUT generates an interrupt request for the interrupt source T2 within  $[0; 100] \mu$ T +  $\xi_{IUT} \mu$ T after T2 expires at the configured time, i.e. it is verified (UT) that the macrotick counter  $vMacrotick$  is in the range of  $[n_{int\_2}; n_{int\_2} + m_{tol}]$  and that the cycle counter  $vCycleCounter$  is 9 right after the interrupt assertion. The UT clears the corresponding interrupt status indication flag after its verification.
- 7) In cycles 10 to cycle 9 after the cycle count wraparound, it is verified (UT) that the IUT does not generate an interrupt request for the interrupt sources T1 and T2 and the interrupt status indication flags for T1 and T2 are not set.

## — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

## — Pass criteria

The IUT indicates an interrupt at the configured cycle count and macrotick once. The interrupt status indication flags are set accordingly.

### 7.3.9.3 Macrotick only timer (repetitive mode)

#### — Test purpose

Verify the functionality of the timer, the corresponding timer interrupt requests, and the corresponding interrupt status indication flags. It is verified that the IUT provides 2 timers that expire on a configured macrotick in repetitive mode. It is also verified that no interrupt request is issued to the UT at expiration of the timer if interrupt requests for the interrupt source timer are disabled and that an interrupt request is issued to the UT at expiration of the timer if interrupt requests for the interrupt source timer are enabled.

#### — Applicability

SC, DC.



— **Configuration**

All basic configurations.

$$n_{\text{int}_1} = 3\,000 \mu\text{s} / g\text{dCycle} * g\text{MacroPerCycle}.$$

$$n_{\text{int}_2} = 4\,000 \mu\text{s} / g\text{dCycle} * g\text{MacroPerCycle}.$$

$$m_{\text{tol}} = \text{ceil}(100 \mu\text{T} / (g\text{dMacrotick} / p\text{dMicrotick})).$$

— **Preamble (setup state)**

Preamble II.

— **Test execution**

The IUT has to provide at least two timers that are further denoted in the test execution timer T1 and timer T2.

- 1) In the NIT of cycle 7 the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and configures the timer T1 to macrotick  $n_{\text{int}_1}$  and repetitive mode, activates it, and disables interrupt requests for the corresponding interrupt source.
- 2) In the NIT of cycle 7, after clearing the interrupt indication flags and configuring T1, the UT configures the timer T2 to macrotick  $n_{\text{int}_2}$  and repetitive mode, activates it, and disables interrupt requests for the corresponding interrupt source.
- 3) 2 500  $\mu\text{T}$  after the activation of timer T1 and T2 it is verified (UT) that the interrupt status indication flags are not set for the timer T1 and T2.
- 4) In cycle 8, it is verified (UT) that the IUT does not generate an interrupt request for the interrupt source T1 and T2 and the interrupt status indication flags for T1 and T2 are set within  $[0; 100] \mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after the timers expire. The UT clears the corresponding interrupt status indication flags after its verification.
- 5) In cycle 9, at the start of the cycle and before the expiration of the first timer in this cycle the UT enables the interrupt requests for interrupt source T1 and T2.
- 6) In cycles 9 to cycle 10 after the cycle count wraparound, it is verified (UT) that the IUT generates an interrupt request for the interrupt source T1 within  $[0; 100] \mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after the timer T1 expires at the configured time, i.e. it is verified (UT) that the macrotick counter  $v\text{Macrotick}$  is in the range of  $[n_{\text{int}_1}; n_{\text{int}_1} + m_{\text{tol}}]$  right after the interrupt assertion.  
It is also verified (UT) that the IUT generates an interrupt request for the interrupt source T2 within  $[0; 100] \mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after the timer T2 expires at the configured time, i.e. it is verified (UT) that the macrotick counter  $v\text{Macrotick}$  is in the range of  $[n_{\text{int}_2}; n_{\text{int}_2} + m_{\text{tol}}]$  right after the interrupt assertion.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT indicates an interrupt request at the configured macrotick repetitive in every cycle only if interrupt requests are enabled for the corresponding interrupt source. The interrupt status indication flags are set accordingly.

#### 7.3.9.4 Macrotick only timer (non-repetitive mode)

##### — Test purpose

Verify the functionality of the timer, the corresponding timer interrupt requests, and the corresponding interrupt status indication flags. It is verified that the IUT provides 2 timers that expire on a configured macrotick in non-repetitive mode.

##### — Applicability

SC, DC.

##### — Configuration

All basic configurations.

$$n_{\text{int}_1} = 3\,000 \mu\text{s} / g\text{dCycle} * g\text{MacroPerCycle}.$$

$$n_{\text{int}_2} = 4\,000 \mu\text{s} / g\text{dCycle} * g\text{MacroPerCycle}.$$

$$m_{\text{tol}} = \text{ceil}(100 \mu\text{T} / (g\text{dMacrotick} / p\text{dMicrotick})).$$

##### — Preamble (setup state)

Preamble II.

##### — Test execution

The IUT has to provide at least two timers that are further denoted in the test execution timer T1 and timer T2.

- 1) In the NIT of cycle 7 the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources and configures the timer T1 to macrotick  $n_{\text{int}_1}$  and non-repetitive mode, activates it, and enables interrupt requests for the corresponding interrupt source.
- 2) In the NIT of cycle 7, after clearing the interrupt indication flags and configuring T1, the UT configures the timer T2 to macrotick  $n_{\text{int}_2}$  and non-repetitive mode, activates it, and enables interrupt requests for the corresponding interrupt source.
- 3) 2 500  $\mu\text{T}$  after the activation of timer T1 and T2 it is verified (UT) that the interrupt status indication flags are not set for the timer T1 and T2.
- 4) In cycle 8, it is verified (UT) that the IUT generates an interrupt request for the interrupt source T1 within  $[0; 100] \mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after the timer T1 expires at the configured time, i.e. it is verified (UT) that the macrotick counter  $v\text{Macrotick}$  is in the range of  $[n_{\text{int}_1}; n_{\text{int}_1} + m_{\text{tol}}]$  right after the interrupt assertion.  
It is also verified (UT) that the IUT generates an interrupt request for the interrupt source T2 within  $[0; 100] \mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after the timer T2 expires at the configured time, i.e. it is verified (UT) that the macrotick counter  $v\text{Macrotick}$  is in the range of  $[n_{\text{int}_2}; n_{\text{int}_2} + m_{\text{tol}}]$  right after the interrupt assertion. The UT clears the interrupt status indication flags for the interrupt source T1 and T2 after its verification.
- 5) In cycle 9 to cycle 9 after the cycle count wraparound, it is verified (UT) that the IUT does not generate an interrupt request for the interrupt sources T1 and T2.

##### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT indicates an interrupt request for the timer interrupt sources at the configured macrotick once. The interrupt status indication flags are set accordingly.

**7.3.9.5 Timer activation and deactivation**

— **Test purpose**

Verify correct timer deactivation due to state transition and host request and that the timers can be configured and activated in *POC:normal active* state and in *POC:normal passive* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 211.

**Table 211 — Modification to basic configurations for timer and interrupt service – timer activation and deactivation**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	1
<i>pAllowPassiveToActive</i>	1
<i>pAllowHaltDueToClock</i>	false

$$n_{int\_1} = 4\ 000\ \mu s / gdCycle * gMacroPerCycle.$$

$$n_{int\_2} = 2\ 000\ \mu s / gdCycle * gMacroPerCycle.$$

$$m_{tol} = \text{ceil}(100\ \mu T / (gdMacrotick / pdMicrotick)).$$

— **Preamble (setup state)**

Preamble II.

— **Test execution**

The IUT has to provide at least two timers that are further denoted in the test execution timer T1 and timer T2. This test has to be performed repeatedly with the following transitions between POC states:

**Test instance 1 – Transition from *POC:normal active* to *POC:halt* state:**

- 1) In cycles 7 and 8, the LT simulates its startup frame.
- 2) In cycle 7, the UT configures the timer T1 to cycle count 8, macrotick  $n_{int\_1}$  and non-repetitive mode, activates it, enables interrupt requests for the corresponding interrupt source and issues the CHI command DEFERRED\_HALT latest 2 000  $\mu T$  before start of NIT.
- 3) In cycle 8, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:halt* state ( $vPOC!State = HALT$ ).

- 4) It is verified (UT) that the IUT does not generate an interrupt request for the interrupt source T1 for a period of at least  $gCycleCountMax * gdCycle$ .

**Test instance 2 – Transition from *POC:normal passive* to *POC:halt* state:**

- 1) In cycle 7, the LT simulates its startup frame.
- 2) In cycles 8 and 9, the LT does not simulate its startup frame.
- 3) In cycle 10, the LT resumes startup frame simulation.
- 4) In cycle 10, 500  $\mu$ T after the cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ). The UT configures the timer T1 to cycle count 11 and macrotick  $n_{int\_1}$  and non-repetitive mode, activates it, enables interrupt requests for the corresponding interrupt source and issues the CHI command DEFERRED\_HALT latest 2 000  $\mu$ T before start of NIT.
- 5) In cycle 11, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:halt* state ( $vPOC!State = HALT$ ).
- 6) It is verified (UT) that the IUT does not generate an interrupt request for the interrupt source T1 for a period of at least  $gCycleCountMax * gdCycle$ .

**Test instance 3 – Transition from *POC:normal active* to *POC:ready* state:**

- 1) In cycle 7, the LT simulates its startup frame.
- 2) In cycle 7, the UT configures the timer T1 to cycle count 8, macrotick  $n_{int\_1}$  and non-repetitive mode, activates it, enables interrupt requests for the corresponding interrupt source and issues the CHI command IMMEDIATE\_READY.
- 3) It is verified (UT) that the IUT is in the *POC:ready* state ( $vPOC!State = READY$ ) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY.
- 4) It is verified (UT) that the IUT does not generate an interrupt request for the interrupt source T1 for a period of at least  $gCycleCountMax * gdCycle$ .

**Test instance 4 – Transition from *POC:normal passive* to *POC:ready* state:**

- 1) In cycle 7, the LT simulates its startup frame.
- 2) In cycles 8 and 9, the LT does not simulate its startup frame.
- 3) In cycle 10, the LT resumes startup frame simulation.
- 4) In cycle 10, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ). The UT configures the timer T1 to cycle count 11 and macrotick  $n_{int\_1}$  and non-repetitive mode, activates it, enables interrupt requests for the corresponding interrupt source and issues the CHI command IMMEDIATE\_READY.
- 5) It is verified (UT) that the IUT is in the *POC:ready* state ( $vPOC!State = READY$ ) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY.
- 6) It is verified (UT) that the IUT does not generate an interrupt request for the interrupt source T1 for a period of at least  $gCycleCountMax * gdCycle$ .

**Test instance 5 – Transition *POC:normal active* to *POC:normal passive* state and vice versa:**

- 1) In cycle 7, the LT simulates its startup frame.

- 2) In cycle 7, the UT configures the timer T1 to cycle count 10, macrotick  $n_{int\_1}$  and non-repetitive mode, activates it and enables interrupt requests for the corresponding interrupt source.
- 3) In cycles 8 and 9, the LT does not send its startup frame.
- 4) In cycles 10 to 14, the LT simulates its startup frame.
- 5) In cycle 10, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ).
- 6) In cycle 10, it is verified (UT) that the IUT generates an interrupt request for the interrupt source T1 within  $[0; 100] \mu$ T +  $\xi_{IUT} \mu$ T after the timer T1 expires at the configured time. It is verified (UT) that the macrotick counter  $vMacroTick$  is in the range  $[n_{int\_1}; n_{int\_1} + m_{tol}]$  and that the cycle counter  $vCycleCounter$  is 10.
- 7) In cycle 10, after the interrupt assertion, the UT clears the corresponding interrupt status indication flag.
- 8) In cycle 11, the UT configures the timer T1 to cycle count 14, macrotick  $n_{int\_1}$  and non-repetitive mode, activates it and enables interrupt requests for the corresponding interrupt source.
- 9) In cycle 14, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 10) In cycle 14, it is verified (UT) that the IUT generates an interrupt request for the interrupt source T1 within  $[0; 100] \mu$ T +  $\xi_{IUT} \mu$ T after the timer T1 expires at the configured time. It is verified (UT) that the macrotick counter  $vMacroTick$  is in the range  $[n_{int\_1}; n_{int\_1} + m_{tol}]$  and that the cycle counter  $vCycleCounter$  is 14.

**Test instance 6 – Timer deactivation in *POC:normal active* state:**

- 1) In cycle 7, the LT simulates its startup frame.
- 2) In the dynamic segment of cycle 7, the UT configures the timer T2 to macrotick  $n_{int\_2}$  and repetitive mode, activates it and enables interrupt requests for the corresponding interrupt source.
- 3) In cycle 8, it is verified (UT) that the IUT generates an interrupt request for the interrupt source T2 within  $[0; 100] \mu$ T +  $\xi_{IUT} \mu$ T after the timer T2 expires at the configured time. It is verified (UT) that the macrotick counter  $vMacroTick$  is in the range  $[n_{int\_2}; n_{int\_2} + m_{tol}]$ .
- 4) In the dynamic segment of cycle 8, the UT clears the corresponding interrupt status indication flag and deactivates the timer T2.
- 5) In cycle 9, it is verified (UT) that no interrupt request is generated for the interrupt source T2.
- 6) In the dynamic segment of cycle 9, the UT activates the timer T2.
- 7) In cycle 10, it is verified (UT) that the IUT generates an interrupt request for the interrupt source T2 within  $[0; 100] \mu$ T +  $\xi_{IUT} \mu$ T after the timer T2 expires at the configured time. It is verified (UT) that the macrotick counter  $vMacroTick$  is in the range  $[n_{int\_2}; n_{int\_2} + m_{tol}]$ .

**Test instance 7 – Timer deactivation in *POC:normal passive* state:**

- 1) In cycle 7, the LT simulates its startup frame.
- 2) Beginning with cycle 8, the LT does not simulate its startup frame.
- 3) In cycle 10, 500  $\mu$ T after the cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ).

- 4) In the dynamic segment of cycle 10, the UT configures the timer T2 to macrotick  $n_{int\_2}$  and repetitive mode, activates it and enables the corresponding interrupt request.
- 5) In cycle 11, it is verified (UT) that the IUT generates an interrupt request for the interrupt source T2 within  $[0; 100] \mu\text{T} + \xi_{IUT} \mu\text{T}$  after the timer T2 expires at the configured time. It is verified (UT) that the macrotick counter  $vMacrotick$  is in the range  $[n_{int\_2}; n_{int\_2} + m_{tol}]$ .
- 6) In the dynamic segment of cycle 11, the UT clears the corresponding interrupt status indication flag and deactivates the timer T2.
- 7) In cycle 12, it is verified (UT) that no interrupt request is generated for the interrupt source T2.
- 8) In the dynamic segment of cycle 12, the UT activates the timer T2.
- 9) In cycle 13, it is verified (UT) that the IUT generates an interrupt request for the interrupt source T2 within  $[0; 100] \mu\text{T} + \xi_{IUT} \mu\text{T}$  after the timer T2 expires at the configured time. It is verified (UT) that the macrotick counter  $vMacrotick$  is in the range  $[n_{int\_2}; n_{int\_2} + m_{tol}]$ .

— **Postamble**

Test instance 1 and 2: None.

Test instance 3 and 4: The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

Test instance 5, 6 and 7: The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

Any transition from the *POC:normal active* state or the *POC:normal passive* state to other states deactivates the timer. The transition from the *POC:normal active* state to the *POC:normal passive* state and vice versa does not deactivate the timer. The UT shall be able to configure and activate the IUT's timers in *POC:normal active* state and in *POC:normal passive* state.

### 7.3.9.6 Generation of interrupt requests for various interrupt sources

— **Test purpose**

Verify correct generation of interrupt requests for the minimum number of required interrupt sources of an implementation. It shall be possible for the host to enable / disable the generation of interrupt requests for each interrupt source individually. Further the host can globally disable all interrupt request generation regardless of the individual interrupt request generation status of each interrupt source.

It is also verified that the interrupt status indication flags remain set until reset under the control of the host.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 212.

**Table 212 — Modification to basic configurations for timer and interrupt service – generation of interrupt requests for various interrupt sources**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	1
<i>pAllowPassiveToActive</i>	1
<i>pAllowHaltDueToClock</i>	false

$$n_{\text{int}_1} = 4\,000 \mu\text{s} / gdCycle * gMacroPerCycle.$$

$$n_{\text{int}_2} = 2\,000 \mu\text{s} / gdCycle * gMacroPerCycle.$$

$$m_{\text{tol}} = \text{ceil}(100 \mu\text{T} / (gdMacroTick / pdMicroTick)).$$

A FIFO buffer (F1) with a depth of at least eight entries is configured only for one available channel in the IUT to receive valid non-null frames in static slots 4 in every cycle. No non-queued receive buffers in the IUT are assigned for reception in slot 4.

Interrupt requests for all mandatory interrupt sources are activated (two timers, cycle start, state transitions and FIFO buffer). According to the IUT documentation for at least one timer the dedicated interrupt request shall be used. The first timer T1 is configured to cycle count 8, macrotick  $n_{\text{int}_1}$  in non-repetitive mode and the second timer T2 to cycle count 8, macrotick  $n_{\text{int}_2}$  in non-repetitive mode. The level for notification via interrupt request of the FIFO buffer F1 is set to the smallest possible value  $> 0$ , depending on the IUTs possibility for configuration of the notification.

- (a) Interrupt request generation is globally enabled; individual interrupt request generation is enabled for each interrupt source
- (b) Interrupt request generation is globally disabled; individual interrupt request generation is enabled for each interrupt source
- (c) Interrupt request generation is globally enabled; individual interrupt request generation is disabled for each interrupt source
- (d) Interrupt request generation is globally disabled; individual interrupt request generation is disabled for each interrupt source

— **Preamble (setup state)**

Preamble II.

The preamble is supplemented by the following statement: "In the NIT of cycle 6, the UT clears the interrupt status indication flags for all interrupt sources."

— **Test execution**

- 1) In cycle 7, it is verified (UT) that
  - (a) the IUT generates an interrupt request within  $[0; 100] \mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after the start of the cycle (= interrupt source event), i.e. it is verified (UT) that the macrotick counter *vMacroTick* is in the range of  $[0; m_{\text{tol}}]$  right after the interrupt assertion.
  - (b,c,d) the IUT does not generate any interrupt request for the cycle start interrupt source.
  - (a,b,c,d) it is also verified (UT) that the interrupt status indication flag for the cycle start interrupt source is set within  $[0; 100] \mu\text{T}$  after the interrupt source event occurs.

- (a,b) the UT disables individual interrupt request generation for the interrupt source cycle start.
- 2) Beginning with cycle 8, the LT stops transmission of startup frames in slot 2.
- 3) In cycle 8, it is verified (UT) that
  - (a) the IUT generates an interrupt request for the interrupt source T2 within  $[0; 100] \mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after the timer T2 expires at the configured time, i.e. it is verified (UT) that the macrotick counter *vMacrotick* is in the range of  $[n_{\text{int}_2}; n_{\text{int}_2} + m_{\text{tol}}]$  right after the interrupt assertion. It is also verified (UT) that the IUT generates an interrupt request for the interrupt source T1 within  $[0; 100] \mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after the timer T1 expires at the configured time, i.e. it is verified (UT) that the macrotick counter *vMacrotick* is in the range of  $[n_{\text{int}_1}; n_{\text{int}_1} + m_{\text{tol}}]$  right after the interrupt assertion.
  - (b,c,d) That the IUT does not generate any interrupt request for the interrupt sources T2 and T1.
  - (a,b,c,d) It is also verified (UT) that the interrupt status indication flags for the interrupt sources T2 and T1 are set within  $[0; 100] \mu\text{T}$  after the interrupt source event occurs.
  - (a,b) The UT disables individual interrupt request generation for the interrupt sources T2 and T1.
- 4) Beginning with cycle 10, the LT starts transmission of startup frames in slot 2 again.
- 5) In cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*). It is also verified (UT) that
  - (a) the IUT generates an interrupt request for the interrupt source POC state transition at earliest start of the NIT in cycle 9 and latest 100 $\mu\text{T}$  after the start of cycle 10 (state transition to the *POC:normal passive* state).
  - (b,c,d) The IUT does not generate an interrupt request for the interrupt source POC state transition.
  - (a,b,c,d) It is also verified (UT) that the interrupt status indication flag for the interrupt source POC state transition is set within  $[0; 100] \mu\text{T}$  after the interrupt source event occurs.
  - (a,b) The UT disables individual interrupt request generation for the interrupt source POC state transition.
- 6) Beginning with cycle 11, the LT simulates one additional frame in static slot 4.
- 7) In the NIT of the cycle, where the LT has transmitted the amount of frames necessary for causing the available FIFO resources to fall below the configured level it is verified that
  - (a) the IUT has generated an interrupt request for the interrupt source FIFO buffer F1 below configured level and that the available resources of the FIFO is below the configured level and that available resources of the FIFO reduced by the last stored frame in the FIFO is above the configured level.
  - (b,c,d) The IUT did not generate an interrupt request for the interrupt source FIFO buffer F1 below configured level.



- 8) One cycle after the available FIFO resources are fallen below the configured level it is verified that
- (a,b,c,d) the interrupt status indication flags of the interrupt sources cycle start, timer T1 and T2, POC state transition and FIFO buffer F1 below configured level are still set. The UT clears all interrupt status indication flags and it is verified that the interrupt status indication flags of the interrupt sources cycle start, timer T1 and T2, POC state transition and FIFO buffer F1 below configured level are cleared.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT raises an interrupt request related to various interrupt sources only if the interrupt request is globally and individually enabled. The interrupt status indication flags are set irrespective of whether interrupt request generation is enabled or disabled. The interrupt status indication flags remain set until cleared under the control of the host.

### 7.3.10 Message ID and network management vector

#### 7.3.10.1 Message ID

##### 7.3.10.1.1 Message ID transmission

— **Test purpose**

Verify correct message ID transmission.

— **Applicability**

SC, DC.

— **Configuration**

All Basic Configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 2.$$

The dynamic payload length is 1 two-byte word and the payload is 0x1234.

The IUT transmits an additional frame in dynamic slot  $n_{\text{dyn}}$ .

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) After slot  $n_{\text{dyn}}$  in cycle 7, the UT triggers the transmission of a frame in dynamic slot  $n_{\text{dyn}}$  with the payload preamble indicator set to '1'.
- 2) In cycle 8, it is verified (LT) that the IUT transmits its frame in dynamic slot  $n_{\text{dyn}}$  with the payload preamble indicator set to '1' and the payload set to 0x1234 (the most significant bit appears first on the FlexRay bus).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits a dynamic frame with the payload preamble indicator set to '1' and the payload set accordingly.

**7.3.10.1.2 Message ID reception and filtering**

— **Test purpose**

Verify correct message ID reception and filtering. The behaviour on reception of a frame in the dynamic segment with the payload preamble indicator is '0' is defined by *AdmitWithoutMessageID*.

— **Applicability**

SC, DC.

— **Configuration**

All Basic Configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 2.$$

A receive FIFO is configured in the IUT to receive all valid frames in slot  $n_{\text{dyn}}$  and static slot 5 ( $\text{Range1}_{\text{min}} = 5$ ,  $\text{Range1}_{\text{max}} = 5$ ,  $\text{Range2}_{\text{min}} = n_{\text{dyn}}$ ,  $\text{Range2}_{\text{max}} = n_{\text{dyn}}$ ). The message ID filter of the FIFO buffer is set up in order to accept only frames in the dynamic segment with a message ID of 0x1234 (*AdmitWithoutMessageID* = false, *MsgIDMask* = 0x1FFF and *MsgIDMatch* = 0x1234). Write access to the admittance criteria is enabled during *POC:normal active* state.

No non-queued buffers in the IUT are assigned for reception in slot  $n_{\text{dyn}}$  and slot 5.

— **Preamble (setup state)**

Preamble II.

The LT simulates an additional frame in static slot 5 and an additional frame in dynamic slot  $n_{\text{dyn}}$ .

— **Test execution**

- 1) In cycle 7, the LT transmits an additional frame in slot  $n_{\text{dyn}}$  and slot 5 with the payload preamble indicator set to '0' and the payload set to 0x1234.
- 2) In the NIT of cycle 7, it is verified (UT) that the FIFO buffer holds the contents of the frame as simulated by the LT in slot 5 of cycle 7 and that the FIFO buffer does not hold the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 7.
- 3) In cycle 8, the LT transmits an additional frame in dynamic slot  $n_{\text{dyn}}$  and in slot 5 with the payload preamble indicator set to '1' and the payload set to 0x3234.
- 4) In the NIT of cycle 8, it is verified (UT) that the FIFO holds the contents of the frames as simulated by the LT in slot  $n_{\text{dyn}}$  and slot 5 of cycle 8.
- 5) In cycle 9, the LT transmits an additional frame in dynamic slot  $n_{\text{dyn}}$  and slot 5 with the payload preamble indicator set to '1' and the payload set to 0x1235.

- 6) In the NIT of cycle 9, it is verified (UT) that the FIFO buffer holds the contents of the frame as simulated by the LT in slot 5 of cycle 9 and that the FIFO buffer does not hold the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 9.
- 7) In the NIT of cycle 9, the UT configures `AdmitWithoutMessageID = true`.
- 8) In cycle 10, the LT transmits an additional frame in dynamic slot  $n_{\text{dyn}}$  and slot 5 with the payload preamble indicator set to '0' and the payload set to 0x1235.
- 9) In the NIT of cycle 10, it is verified (UT) that the FIFO buffer holds the contents of the frames as simulated by the LT in slot  $n_{\text{dyn}}$  and slot 5 of cycle 10.
- 10) In cycle 11, the LT transmits an additional frame in dynamic slot  $n_{\text{dyn}}$  and slot 5 with the payload preamble indicator set to '1' and the payload set to 0x3234.
- 11) In the NIT of cycle 11, it is verified (UT) that the FIFO buffer holds the contents of the frames as simulated by the LT in slot  $n_{\text{dyn}}$  and slot 5 of cycle 11.
- 12) In cycle 12, the LT transmits an additional frame in dynamic slot  $n_{\text{dyn}}$  and slot 5 with the payload preamble indicator set to '1' and the payload set to 0x1235.
- 13) In the NIT of cycle 12, it is verified (UT) that the FIFO buffer holds the contents of the frame as simulated by the LT in slot 5 of cycle 12 and that the FIFO buffer does not hold the contents of the frame as simulated by the LT in slot  $n_{\text{dyn}}$  of cycle 12.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT applies correct Message ID filtering to dynamic frames and does not apply Message ID filtering to static frames.

### 7.3.10.2 Network management vector

#### 7.3.10.2.1 Network management vector transmission

— **Test purpose**

Verify correct value of the payload preamble indicator.

— **Applicability**

SC, DC.

— **Configuration**

All Basic Configurations.

The IUT is configured to transmit an additional frame in slot 3.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) In the NIT of cycle 7, the UT sets up the IUT to transmit an additional frame in slot 3 / cycle 8 with the payload preamble indicator set to '1' and the payload set to 0x1234.
- 2) In cycle 8, it is verified (LT) that the IUT transmits its frame in slot 3 with the payload preamble indicator set to '1' and the payload set to 0x1234 (byte 0 = 0x12, byte 1 = 0x34, the most significant bit of byte 0 appears first on the FlexRay bus).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits a static frame with the payload preamble indicator and the payload set accordingly.

### 7.3.10.2.2 Network management vector length

— **Test purpose**

Verify correct reception of network management vector with different length *gNetworkManagementVectorLength*. Verify that the network management vector length may not be modified in *POC:normal active* state.

— **Applicability**

SC, DC.

— **Configuration**

A receive buffer in the IUT is assigned to slot 2. No receive buffer in the IUT is assigned for slot 3.

All basic configurations using the modifications as listed in Table 213.

**Table 213 — Modification to basic configurations for network management vector – network management vector length**

Parameter	Modification to all Basic Configurations		
	I	II	III
<i>gNetworkManagementVectorLength</i> [byte]	1	5	12
<i>pNMVectorEarlyUpdate</i>	false		
<i>gMaxWithoutClockCorrectionPassive</i>	1		
<i>gMaxWithoutClockCorrectionFatal</i>	1		
<i>pAllowHaltDueToClock</i>	false		
<i>pAllowPassiveToActive</i>	1		
<i>gPayloadLengthStatic</i> [two-byte word]	6		
<i>payload in slot 2</i> <sup>a</sup>	0x0102 0x0304 0x0506 0x0708 0x090A 0xFBFC		
<i>payload in slot 3</i> <sup>b</sup>	0x1020 0x3040 0x5060 0x7080 0x90A0 0xBFCE		
<i>payload in slot n<sub>dyn</sub></i>	0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF		
<sup>a</sup> byte 0 = 0x01 on the FlexRay bus. <sup>b</sup> byte 0 = 0x10 on the FlexRay bus.			

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

— **Preamble (setup state)**

Preamble II.

The LT simulates a startup frame in slot 2, a static frame in slot 3 and a dynamic frame in slot  $n_{\text{dyn}}$ .

— **Test execution**

- 1) In cycle 7, the LT simulates its frames in static slot 2, static slot 3 and dynamic slot  $n_{\text{dyn}}$  with the payload preamble indicator set to '1' and the payload as given in the configuration.
- 2) In cycle 8, 500  $\mu\text{T}$  after the cycle start and before the NIT, it is verified (UT) that the IUT provides the network management vector of configured length *gNetworkManagementVectorLength*, i.e. the network management vector is 0x11 for *gNetworkManagementVectorLength* = 1 byte, 0x11 0x22 0x33 0x44 0x55 for *gNetworkManagementVectorLength* = 5 byte and 0x11 0x22 0x33 0x44 0x55 0x66 0x77 0x88 0x99 0xAA 0xFF 0xFF for *gNetworkManagementVectorLength* = 12 byte.
- 3) In cycle 8, the LT simulates its frames in static slots 2 and 3 with the payload preamble indicator set to '0' and the payload as given in the configuration and an additional frame in dynamic slot  $n_{\text{dyn}}$  with the payload preamble indicator set to '1' and the payload of 6 two-byte words set to 0xFFFF.
- 4) In cycle 9, 500  $\mu\text{T}$  after the cycle start and before the NIT, it is verified (UT) that the IUT provides a network management vector with all bytes set to 0x00.
- 5) In cycles 10 and 11, the LT does not simulate any frame.
- 6) In cycle 12, 500  $\mu\text{T}$  after the cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal passive* state (*vPOC!State* = *NORMAL\_PASSIVE*).

- 7) In cycle 12, the LT simulates its frames in static slot 2, static slot 3 and dynamic slot  $n_{dyn}$  with the payload preamble indicator set to '1' and the payload as given in the configuration.
- 8) In cycle 13, 500  $\mu$ T after the cycle start and before the NIT, it is verified (UT) that the IUT provides the network management vector of configured length  $gNetworkManagementVectorLength$ , i.e. the network management vector is 0x11 for  $gNetworkManagementVectorLength = 1$  byte, 0x11 0x22 0x33 0x44 0x55 for  $gNetworkManagementVectorLength = 5$  byte and 0x11 0x22 0x33 0x44 0x55 0x66 0x77 0x88 0x99 0xAA 0xFF 0xFF for  $gNetworkManagementVectorLength = 12$  byte.
- 9) In cycle 13, the LT simulates its frames in static slots 2 and 3 with the payload preamble indicator set to '0' and the payload as given in the configuration and an additional frame in dynamic slot  $n_{dyn}$  with the payload preamble indicator set to '1' and the payload of 6 two-byte words set to 0xFFFF.
- 10) In cycle 14, 500  $\mu$ T after the cycle start and before the NIT, it is verified (UT) that the IUT provides a network management vector with all bytes set to 0x00.
- 11) In cycle 14, it is verified (UT) that the configured value of  $gNetworkManagementVectorLength$  may not be altered in *POC:normal active* state.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

In *POC:normal active* state and in *POC:normal passive* state, the IUT provides the received network management vector to the UT in the subsequent cycle according to the configured network management vector length  $gNetworkManagementVectorLength$ . The network management vector length may not be modified in *POC:normal active* state.

**7.3.10.2.3 Network management vector update time**

— **Test purpose**

Verify correct reception and update of network management vector according to the configuration of  $pNMVectorEarlyUpdate$ .

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 214.

**Table 214 — Modification to basic configurations for network management vector – network management vector update time**

Parameter	Modification to all Basic Configurations	
	I	II
$pNMVectorEarlyUpdate$	true	false

— **Preamble (setup state)**

Preamble I.

— **Test execution**

$t_{AW} \in [1, 500] \mu\text{T}$

- 1) In cycle 8, the LT simulates its frames in static slot 1 with the payload preamble indicator set to '1', the first payload word set to 0x0001 and all other bytes set to 0x00 and an additional frame in the last static slot with the payload preamble indicator set to '1', the first payload word set to 0x0002 and all other payload bytes set to 0x00.
- 2) I) In cycle 8, within  $gdStaticSlot * gNumberOfStaticSlots * gdMacroTICK / pdMicroTICK - t_{AW}$  after the cycle start, it is verified (UT) that the IUT provides the network management vector 0x00 0x00.  
II) In cycle 8, within  $gMacroPerCycle * gdMacroTICK / pdMicroTICK - t_{AW}$  after the cycle start, it is verified (UT) that the IUT provides the network management vector 0x00 0x00.
- 3) I) In cycle 8, within  $gdStaticSlot * gNumberOfStaticSlots * gdMacroTICK / pdMicroTICK + 2 * gdStaticSlot * gdMacroTICK / pdMicroTICK + t_{AW}$  after cycle start, it is verified (UT) that the IUT provides the network management vector 0x00 0x03.  
II) In cycle 9, within  $500 \mu\text{T} + t_{AW}$  after the cycle start, it is verified (UT) that the IUT provides the network management vector 0x00 0x03.
- 4) In cycle 9, the LT simulates its frames in static slot 1 with the payload preamble indicator set to '1', the first payload word set to 0x00 0x04 and all other bytes set to 0x00 and an additional frame in the last static slot with the payload preamble indicator set to '1', the first payload word set to 0x00 0x08 and all other payload bytes set to 0x00.
- 5) I) In cycle 9, within  $gdStaticSlot * gNumberOfStaticSlots * gdMacroTICK / pdMicroTICK - t_{AW}$  after the cycle start, it is verified (UT) that the IUT provides the network management vector 0x00 0x03.  
II) In cycle 9, within  $gMacroPerCycle * gdMacroTICK / pdMicroTICK - t_{AW}$  after the cycle start, it is verified (UT) that the IUT provides the network management vector 0x00 0x03.
- 6) I) In cycle 9, within  $gdStaticSlot * gNumberOfStaticSlots * gdMacroTICK / pdMicroTICK + 2 * gdStaticSlot * gdMacroTICK / pdMicroTICK + t_{AW}$  after cycle start, it is verified (UT) that the IUT provides the network management vector 0x00 0x0C.  
II) In cycle 10, within  $500 \mu\text{T} + t_{AW}$  after the cycle start, it is verified (UT) that the IUT provides the network management vector 0x00 0x0C.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The CHI provides the previous value of the network management until the soonest allowed update time and provides the new value after the latest allowed update time according to the configuration of *pNMVectorEarlyUpdate*.

## 7.4 Clock synchronisation

### 7.4.1 General

For dual channel test execution, all test cases in this subclause shall be executed in three instances, except the test cases 7.4.2.1.1.5, 7.4.2.1.1.13, 7.4.2.1.1.18 to 7.4.2.1.1.22, 7.4.2.1.2.6 and 7.4.2.2.1.6. The LT simulates its frames for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels. The IUT is configured to send frames in *pKeySlotID* on both channels if not otherwise specified.

### 7.4.2 Synchronisation process

#### 7.4.2.1 Offset correction

##### 7.4.2.1.1 POC:normal active

###### 7.4.2.1.1.1 No deviation (startup node)

— **Test purpose**

Verify correct behaviour of offset calculation with the IUT as startup node when there is no deviation.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 215.

**Table 215 — Modification to basic configurations for POC:normal active – no deviation (startup node)**

Parameter	Modification
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0

— **Preamble (setup state)**

Preamble II.

The test has to be performed in 14 instances. For instance 1 the LT simulates no additional sync frame, for instance 2 one additional sync frame, ..., and for instance 14 thirteen additional sync frames in successive slots starting with slot 3.

— **Test execution**

- 1) In cycles 6, 7 and 8, the LT simulates its frames as within the preamble and begins to simulate additional frames.
- 2) In cycle 7, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$  and that  $vClockCorrectionFailed = 0$ .
- 3) In cycle 8, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$ .



- 4) It is verified (LT) that the interval between the IUT's frame in slot 1 / cycle 7 and slot 1 / cycle 8 is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .
- 5) In cycle 8, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that  $vPOC!State = NORMAL\_ACTIVE$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs appropriate offset correction and is in *POC:normal active* state at the end of the test execution.

**7.4.2.1.1.2 No deviation (integrating node)**

— **Test purpose**

Verify correct behaviour of offset calculation with the IUT as integrating node when there is no deviation.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 216.

**Table 216 — Modification to basic configurations for POC:normal active – no deviation (integrating node)**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false

— **Preamble (setup state)**

Preamble III.

The test has to be performed in 13 instances. For instance 1 the LT simulates one additional sync frame, for instance 2 two additional sync frames, ..., and for instance 13, thirteen additional sync frames in successive slots starting with slot 3.

— **Test execution**

- 1) In cycles 8, 9 and 10, the LT simulates its frames as within the preamble and begins to simulate additional frames.
- 2) In cycle 9, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 3) In cycle 10, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$ .

- 4) It is verified (LT) that the interval between the IUT's frame in slot 1 / cycle 9 and slot 1 / cycle 10 is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .
- 5) In cycle 10, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that  $vPOC!State = NORMAL\_ACTIVE$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs appropriate offset correction and is in *POC:normal active* state at the end of the test execution.

**7.4.2.1.1.3 Deviation inside bounds (startup node)**

— **Test purpose**

Verify correct behaviour of offset correction with the IUT as startup node and with varying number of sync frames exhibiting a deviation inside clock correction bounds.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 217.

**Table 217 — Modification to basic configurations for POC:normal active – deviation inside bounds (startup node)**

Parameter	Modification
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0

$\Delta t = 50 \mu T$ .

— **Preamble (setup state)**

Preamble II.


- (a) The LT does not simulate additional sync frames.
- (b) The test has to be performed in 13 instances. For instance 1 the LT simulates one additional sync frame, for instance 2 two additional sync frames, ..., and for instance 13 thirteen additional sync frames in successive slots starting with slot 3.

— **Test execution**

- 1) In cycles 7 to 9, the LT simulates its frames as within the preamble and begins to simulate additional frames.
- 2) At the beginning of cycle 10, the LT shifts its cycle start by  $\Delta t$ , i.e. all following cycles are shifted.
- 3) In cycle 11, the LT

- (a) starts its cycle still shifted by  $\Delta t$  and shortens its cycle at the end by  $\text{TruncateTowardsZero}(\Delta t / 2) \mu\text{T}$  (The LT still transmits its startup frame with the same offset from its cycle start.) and
  - (b) starts its cycle still shifted by  $\Delta t$ .
- 4) In cycle 11, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} - \Delta t$  after cycle start and  $\Delta t$  before NIT), it is verified (UT) that the offset correction value is
- (a)  $v\text{InterimOffsetCorrection} = \text{TruncateTowardsZero}(\Delta t / 2) + \xi_{\text{IUT}} \mu\text{T}$  and
  - (b)  $v\text{InterimOffsetCorrection} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ .
- 5) Starting with cycle 12, the LT proceeds to generate cycles with the nominal cycle length. It does not undo any remaining shift.
- 6) In cycle 12, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the rate correction value is  $v\text{InterimRateCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the offset correction value is
- (a)  $v\text{InterimOffsetCorrection} = \text{TruncateTowardsZero}(\Delta t / 2) + \xi_{\text{IUT}} \mu\text{T}$  and
  - (b)  $v\text{InterimOffsetCorrection} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ .
- 7) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 11 and slot 1 / cycle 12 is
- (a)  $p\text{MicroPerCycle} + \text{TruncateTowardsZero}(\Delta t / 2) + \xi + \xi_{\text{IUT}} \mu\text{T}$  and
  - (b)  $p\text{MicroPerCycle} + \Delta t + \xi + \xi_{\text{IUT}} \mu\text{T}$
- due to the IUT's offset correction in cycle 11.
- 8) In cycle 13, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 9) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 12 and slot 1 / cycle 13 is  $p\text{MicroPerCycle} + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 10) In cycle 14, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is  $v\text{InterimRateCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 11) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 13 and slot 1 / cycle 14 is  $p\text{MicroPerCycle} + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 12) In cycle 15, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 13) In cycle 15, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT is synchronized ( $v\text{POC!State} = \text{NORMAL\_ACTIVE}$ ).


Figure 37 depicts the deviation inside bounds (startup node) – LT simulates startup frame in slot 2.



a Expected deviation measured by the IUT.

Figure 37 — Deviation inside bounds (startup node) – LT simulates startup frame in slot 2

Figure 38 depicts the deviation inside bounds (startup node) – LT simulates startup frame in slot 2 and sync frame in slot 3.



a Expected deviation measured by the IUT.

Figure 38 — Deviation inside bounds (startup node) – LT simulates startup frame in slot 2 and sync frame in slot 3

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT stays synchronized and performs appropriate offset correction.

**7.4.2.1.1.4 Deviation inside bounds (integrating node)**

— **Test purpose**

Verify correct behaviour of offset correction with the IUT as integrating node and with varying number of sync frames exhibiting a deviation inside clock correction bounds.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 218.

**Table 218 — Modification to basic configurations for POC:normal active – deviation inside bounds (integrating node)**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false
<i>pClusterDriftDamping</i> [ $\mu$ T]	0

$\Delta t = 50 \mu$ T.

— **Preamble (setup state)**

Preamble III.


The test has to be performed in 14 instances. For instance 1 the LT simulates no additional sync frame, for instance 2 one additional sync frame, ..., and for instance 14 thirteen additional sync frames in successive slots starting with slot 3.

— **Test execution**

- 1) In cycle 9, the LT simulates its frames as within the preamble and begins to simulate additional frames.
- 2) At the beginning of cycle 10, the LT shifts its cycle start by  $\Delta t$ , i.e. all following cycles are shifted
- 3) In cycle 10 within  $[(gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK - 100; (gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK] \mu$ T (in terms of the LT this corresponds to  $[(gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK - 100 - \Delta t; (gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK - \Delta t] \mu$ T), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu$ T.
- 4) In cycle 11 within  $[500; 600] \mu$ T after cycle start (in terms of the LT this corresponds to  $[500 - \Delta t; 600 - \Delta t] \mu$ T after cycle start) and in cycle 11 within  $[(gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK - 100; (gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK] \mu$ T (in terms of the LT this corresponds to  $[(gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK - 100 - \Delta t; (gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK - \Delta t] \mu$ T), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu$ T.

- 5) In cycle 12 within  $[500; 600] \mu\text{T}$  after cycle start and in cycle 12 within  $[(g_{\text{MacroPerCycle}} - g_{\text{dNIT}}) * g_{\text{dMacroTick}} / p_{\text{dMicroTick}} - 100; (g_{\text{MacroPerCycle}} - g_{\text{dNIT}}) * g_{\text{dMacroTick}} / p_{\text{dMicroTick}}] \mu\text{T}$ , it is verified (UT) that the offset correction value is  $v_{\text{InterimOffsetCorrection}} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ .
- 6) Starting with cycle 12, the LT's cycle and the IUT's cycle are synchronized again and the LT proceeds to simulate its frames.
- 7) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 11 and slot 1 / cycle 12 is  $p_{\text{MicroPerCycle}} + \Delta t + \xi + \xi_{\text{IUT}} \mu\text{T}$  due to the IUT's offset correction in cycle 11.
- 8) In cycle 13 within  $[500; 600] \mu\text{T}$  after cycle start and in cycle 13 within  $[(g_{\text{MacroPerCycle}} - g_{\text{dNIT}}) * g_{\text{dMacroTick}} / p_{\text{dMicroTick}} - 100; (g_{\text{MacroPerCycle}} - g_{\text{dNIT}}) * g_{\text{dMacroTick}} / p_{\text{dMicroTick}}] \mu\text{T}$ , it is verified (UT) that the offset correction value is  $v_{\text{InterimOffsetCorrection}} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 9) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 12 and slot 1 / cycle 13 is  $p_{\text{MicroPerCycle}} + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 10) In cycle 14,  $500 \mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v_{\text{InterimOffsetCorrection}} = 0 + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is  $v_{\text{InterimRateCorrection}} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 11) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 13 and slot 1 / cycle 14 is  $p_{\text{MicroPerCycle}} + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 12) In cycle 15,  $500 \mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v_{\text{InterimOffsetCorrection}} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 13) In cycle 15,  $500 \mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT is synchronized ( $v_{\text{POC!State}} = \text{NORMAL\_ACTIVE}$ ).

Figure 39 depicts the deviation inside bounds (integrating node).



a Expected deviation measured by the IUT.

**Figure 39 — Deviation inside bounds (integrating node)**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT stays synchronized and performs appropriate offset correction.

**7.4.2.1.1.5 Different deviation on channel "A&B" inside bounds**

— **Test purpose**

Verify correct behaviour of offset correction with the IUT as integrating node and with different deviation on channel A and channel B inside clock correction bounds.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 219.

**Table 219 — Modification to basic configurations for POC:normal active – different deviation on channel "A&B" inside bounds**

Parameter	Modification
<i>pKeySlotUsedForSync</i>	false
<i>pKeySlotUsedForStartup</i>	false
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0

$\Delta t =$  (a) -35, (b) -20, (c) 40 and (d) 70  $\mu T$ .

— **Preamble (setup state)**

Preamble III.


— **Test execution**

The test shall be performed four times with  $\Delta t =$  -35, -20, 40 and 70  $\mu T$ .

- 1) The LT starts its cycle 10 earlier ( $\Delta t < 0$ ) or later ( $\Delta t > 0$ ) by  $\Delta t$  on channel A and  $2 * \Delta t$  on channel B, i.e. all following cycles are shifted.
- 2) In cycle 11, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to  $500 \mu T + |2 * \Delta t|$  after cycle start and  $|2 * \Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$  if  $\Delta t > 0$  and  $vInterimOffsetCorrection = 2 * \Delta t + \xi_{IUT} \mu T$  if  $\Delta t < 0$ .
- 3) In cycle 12, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to  $500 \mu T + |2 * \Delta t|$  after cycle start and  $|2 * \Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$  if  $\Delta t > 0$  and  $vInterimOffsetCorrection = 2 * \Delta t + \xi_{IUT} \mu T$  if  $\Delta t < 0$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$ .
- 4) Starting with cycle 12, the LT proceeds to simulate startup frames in slots 2 and 16.

- 5) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 11 and slot 1 / cycle 12 is  $pMicroPerCycle + \Delta t + \xi + \xi_{IUT} \mu T$  if  $\Delta t > 0$  and  $pMicroPerCycle + 2 * \Delta t + \xi + \xi_{IUT} \mu T$  if  $\Delta t < 0$  due to the IUT's offset correction in cycle 11.
- 6) In cycle 13, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to  $500 \mu T + |2 * \Delta t|$  after cycle start and  $|2 * \Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 7) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 12 and slot 1 / cycle 13 is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .
- 8) In cycle 14, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to  $500 \mu T + |2 * \Delta t|$  after cycle start and  $|2 * \Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$ .
- 9) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 13 and slot 1 / cycle 14 is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .
- 10) In cycle 15, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to  $500 \mu T + |2 * \Delta t|$  after cycle start and  $|2 * \Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 11) In cycle 15, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to  $500 \mu T + |2 * \Delta t|$  after cycle start and  $|2 * \Delta t|$  before NIT), it is verified (UT) that the IUT is synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 40 depicts the different deviation on channel A&B inside bounds;  $\Delta t$  greater 0.



a Expected deviation measured by the IUT.

Figure 40 — Different deviation on channel A&B inside bounds;  $\Delta t$  greater 0

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.



— **Pass criteria**

The IUT stays synchronized and performs appropriate offset correction.

**7.4.2.1.1.6 Different deviation inside bounds**

— **Test purpose**

Verify correct behaviour of offset correction with the IUT as integrating node and with different deviation inside clock correction bounds.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 220.

**Table 220 — Modification to basic configurations for POC:normal active – different deviation inside bounds**

Parameter	Modification
<i>pKeySlotUsedForSync</i>	false
<i>pKeySlotUsedForStartup</i>	false
<i>pClusterDriftDamping [μT]</i>	0

$\Delta t = -pOffsetCorrectionOut+7, -100, -35, -5, 5, 35, 100$  and  $pOffsetCorrectionOut-7\mu T$ .

— **Preamble (setup state)**

Preamble III.

The IUT is an integrating node and transmits its frame (no sync frame) in slot 1. The LT simulates in cycle 9 startup frames in slot 2 and in slot 16.


— **Test execution**

The test shall be performed with a  $\Delta t$  of  $-pOffsetCorrectionOut+7, -100, -35, -5, 5, 35, 100$  and  $pOffsetCorrectionOut-7 \mu T$ .

- 1) The LT starts its cycle 10 earlier ( $\Delta t < 0$ ) or later ( $\Delta t > 0$ ), i.e. all following cycles are shifted.
- 2) In cycle 11, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu T + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$ .
- 3) In cycle 12, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$ .
- 4) Starting with cycle 12, the LT's cycle and the IUT's cycle are synchronized again and the LT proceeds to simulate startup frames in slots 2 and 16.
- 5) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 11 and slot 1 / cycle 12 is  $pMicroPerCycle + \Delta t + \xi + \xi_{IUT} \mu T$  due to the IUT's offset correction in cycle 11.

- 6) In cycle 13, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 7) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 12 and slot 1 / cycle 13 is  $p\text{MicroPerCycle} + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 8) In cycle 14, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is  $v\text{InterimRateCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 9) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 13 and slot 1 / cycle 14 is  $p\text{MicroPerCycle} + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 10) In cycle 15, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 11) In cycle 15, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT is synchronized ( $v\text{POC!State} = \text{NORMAL\_ACTIVE}$ ).

Figure 41 depicts the different deviation inside bounds;  $\Delta t$  greater 0.



a Expected deviation measured by the IUT.

**Figure 41 — Different deviation inside bounds;  $\Delta t$  greater 0**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT stays synchronized and performs appropriate offset correction.

**7.4.2.1.1.7 Deviation outside bounds (halt allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node and with deviation outside offset correction bounds. The transition to *POC:halt* state is allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 221.

**Table 221 — Modification to basic configurations for POC:normal active – deviation outside bounds (halt allowed)**

Parameter	Modification
<i>pOffsetCorrectionOut</i> [ $\mu$ T]	80

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstarters. The LT simulates in cycles 7 to 9 startup frames in slot 2 and in slot 3.

— **Test execution**

The test shall be performed with a  $\Delta t$  of -100, -87, 87 and 100  $\mu$ T.

- 1) The LT starts its cycle 10 earlier ( $\Delta t < 0$ ) or later ( $\Delta t > 0$ ), i.e. all following cycles are shifted.
- 2) In cycle 11 of the LT, 500  $\mu$ T +  $|\Delta t|$  after LT cycle start and  $|\Delta t|$  before LT NIT, it is verified (UT) that the deviation results in an equivalent offset correction value  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu$ T in the IUT.
- 3) In cycle 11 of the LT, 500  $\mu$ T +  $|\Delta t|$  after LT cycle start and  $|\Delta t|$  before LT NIT, it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and that the IUT has set the error mode  $vPOC!ErrorMode$  to COMM\_HALT.
- 4) In cycle 11 of the LT, the LT simulates startup frames in slot 2 and 3.
- 5) In cycle 11 of the LT, it is verified (LT) that the IUT stops transmission.

Figure 42 depicts the deviation outside bounds (halt allowed);  $\Delta t$  greater 0.




Figure 42 — Deviation outside bounds (halt allowed) ;  $\Delta t$  greater 0

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT recognizes and handles the offset correction violation correctly.

**7.4.2.1.1.8 Deviation outside bounds (halt not allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node and with deviation outside offset correction bounds. The transition to *POC:halt* state is not allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 222.

**Table 222 — Modification to basic configurations for POC:normal active – deviation outside bounds (halt not allowed)**

Parameter	Modification
<i>pOffsetCorrectionOut</i> [ $\mu\text{T}$ ]	80
<i>pAllowHaltDueToClock</i>	false

— **Preamble (setup state)**

Preamble II.


The LT simulates two following coldstarters. The LT simulates in cycle 7 to 9 startup frames in slot 2 and in slot 3.

— **Test execution**

The test shall be performed with a  $\Delta t$  of -100, -87, 87 and 100  $\mu\text{T}$ .

- 1) The LT starts its cycle 10 earlier ( $\Delta t < 0$ ) or later ( $\Delta t > 0$ ), i.e. all following cycles are shifted.
- 2) In cycle 11, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the deviation results in an equivalent offset correction value  $vInterimOffsetCorrection = \Delta t + \xi_{\text{IUT}} \mu\text{T}$  in the IUT.
- 3) In cycle 11, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the IUT has entered the *POC:normal passive* state ( $vPOC!State = \text{NORMAL\_PASSIVE}$ ) and that the IUT has set the error mode  $vPOC!ErrorMode$  to *PASSIVE*.
- 4) In cycle 11, the LT simulates startup frames in slots 2 and 3.
- 5) In cycle 11, it is verified (LT) that the IUT stops transmission.

Figure 43 depicts the deviation outside bounds (halt not allowed);  $\Delta t$  greater 0.



**Figure 43 — Deviation outside bounds (halt not allowed);  $\Delta t$  greater 0**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the offset correction violation correctly.

**7.4.2.1.1.9 Missing sync frames (sync node, halt allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node when the LT stops startup frame transmission. The transition to *POC:halt* state is allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 223.

**Table 223 — Modification to basic configurations for POC:normal active – missing sync frames (sync node, halt allowed)**

Parameter	Modification					
	I	II	III	IV	V	VI
<i>gMaxWithoutClockCorrectionPassive</i>	1	1	1	4	4	15
<i>gMaxWithoutClockCorrectionFatal</i>	1	4	15	4	15	15

— **Preamble (setup state)**

Preamble II.


The LT simulates two following coldstart nodes with startup frames in slot 2 and slot 3. The LT continues simulating the startup frames in slot 2 and slot 3 in cycles 6 and 7.

— **Test execution**

- 1) Beginning with cycle 8, the LT stops frame transmission.
- 2) In cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive$ , 500 μT after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is  $vClockCorrectionFailed = gMaxWithoutClockCorrectionPassive$ .
- 3) In cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive$ , 500 μT after cycle start and before NIT, it is verified (UT) that
  - (a) the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the error mode is  $vPOC!ErrorMode = PASSIVE$  if  $gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal$  or

- (b) the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and that the error mode is  $vPOC!ErrorMode = COMM\_HALT$  if  $gMaxWithoutClockCorrectionPassive = gMaxWithoutClockCorrectionFatal$ . It is also verified (UT) that the clock correction failed counter  $vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal$ .
- 4) It is verified (LT) that the IUT stops frame transmission in cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive$  and does not send anything till the test is finished at the end of cycle  $9 + 2 * gMaxWithoutClockCorrectionFatal$ .
- 5) If  $gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal$ :
- In cycle  $8 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is  $vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal - 1$ .
  - In cycle  $8 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and that the error mode is  $vPOC!ErrorMode = COMM\_HALT$ .

Figure 44 depicts the missing sync frames (sync node, halt allowed) –  $gMaxWithoutClockCorrectionPassive = 1$ ,  $gMaxWithoutClockCorrectionFatal = 4$ .



**Figure 44 — Missing sync frames (sync node, halt allowed) –  $gMaxWithoutClockCorrectionPassive = 1$ ,  $gMaxWithoutClockCorrectionFatal = 4$**

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly.

**7.4.2.1.1.10 Missing sync frames (sync node, halt not allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node when the LT stops startup frame transmission. The transition to *POC:halt* state is not allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 224.

**Table 224 — Modification to basic configurations for POC:normal active – missing sync frames (sync node, halt not allowed)**

Parameter	Modification					
	I	II	III	IV	V	VI
<i>gMaxWithoutClockCorrectionPassive</i>	1	1	1	4	4	15
<i>gMaxWithoutClockCorrectionFatal</i>	1	4	15	4	15	15
<i>pAllowHaltDueToClock</i>	false					

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates in cycle 6 and 7 startup frames in slot 2 and in slot 3.


— **Test execution**

- 1) In cycle 8, the LT stops frame transmission.
- 2) In cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive$ , 500 μT after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = *gMaxWithoutClockCorrectionPassive*.
- 3) In cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive$ , 500 μT after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:normal passive* state (*vPOC!State* = *NORMAL\_PASSIVE*) and that the error mode is *vPOC!ErrorMode* = *PASSIVE*.
- 4) It is verified (LT) that the IUT stops frame transmission in cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive$  and does not send anything till the test is finished at the end of cycle  $9 + 2 * gMaxWithoutClockCorrectionFatal$ .
- 5) If  $gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal$ :  
 In cycle  $8 + 2 * gMaxWithoutClockCorrectionFatal$ , 500 μT after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = *gMaxWithoutClockCorrectionFatal* – 1.  
 In cycle  $8 + 2 * gMaxWithoutClockCorrectionFatal$ , 500 μT after cycle start and before NIT, it is verified (UT) that the IUT stays in the *POC:normal passive* state (*vPOC!State* = *NORMAL\_PASSIVE*).



- 6) In cycle  $9 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is
- (a)  $vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal - 1$ , if  $gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal$ , or
  - (b)  $vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal$ , if  $gMaxWithoutClockCorrectionPassive = gMaxWithoutClockCorrectionFatal$ .

Figure 45 depicts the missing sync frames (sync node, halt not allowed).



**Figure 45 — Missing sync frames (sync node, halt not allowed)**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly.

**7.4.2.1.1.11 Missing sync frames (no sync node, halt allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as integrating node not sending a sync frame when the LT stops startup frame transmission. The transition to *POC:halt* state is allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 225.

**Table 225 — Modification to basic configurations for POC:normal active – missing sync frames (no sync node, halt allowed)**

Parameter	Modification					
	I	II	III	IV	V	VI
<i>gMaxWithoutClockCorrectionPassive</i>	1	1	1	4	4	15
<i>gMaxWithoutClockCorrectionFatal</i>	1	4	15	4	15	15
<i>pKeySlotUsedForSync</i>	false					
<i>pKeySlotUsedForStartup</i>	false					


— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 10, the LT stops frame transmission.
- 2) In cycle  $10 + 2 * gMaxWithoutClockCorrectionPassive$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = *gMaxWithoutClockCorrectionPassive*.
- 3) In cycle  $10 + 2 * gMaxWithoutClockCorrectionPassive$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that
  - (a) if *gMaxWithoutClockCorrectionPassive* < *gMaxWithoutClockCorrectionFatal*:  
 the IUT has entered the *POC:normal passive* state (*vPOC!State* = *NORMAL\_PASSIVE*) and that the error mode is *vPOC!ErrorMode* = *PASSIVE* or
  - (b) if *gMaxWithoutClockCorrectionPassive* = *gMaxWithoutClockCorrectionFatal*:  
 the IUT has entered the *POC:halt* state (*vPOC!State* = *HALT*) and that the error mode is *vPOC!ErrorMode* = *COMM\_HALT*. It is also verified (UT) that the clock correction failed counter *vClockCorrectionFailed* = *gMaxWithoutClockCorrectionFatal*.
- 4) In cycle  $10 + 2 * gMaxWithoutClockCorrectionPassive$ , it is verified (LT) that the IUT stops frame transmission and does not send anything in the following cycles.
- 5) If *gMaxWithoutClockCorrectionPassive* < *gMaxWithoutClockCorrectionFatal*:  
 In cycle  $10 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = *gMaxWithoutClockCorrectionFatal* – 1.  
 In cycle  $10 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:halt* state (*vPOC!State* = *HALT*) and that the error mode is *vPOC!ErrorMode* = *COMM\_HALT*.

Figure 46 depicts the missing sync frames (no sync node, halt allowed).



**Figure 46 — Missing sync frames (no sync node, halt allowed)**

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly.

**7.4.2.1.1.12 Missing sync frames (no sync node, halt not allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as integrating node not sending a sync frame when the LT stops startup frame transmission. The transition to *POC:halt* state is not allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 226.

**Table 226 — Modification to basic configurations for POC:normal active – missing sync frames (no sync node, halt not allowed)**

Parameter	Modification					
	I	II	III	IV	V	VI
<i>gMaxWithoutClockCorrectionPassive</i>	1	1	1	4	4	15
<i>gMaxWithoutClockCorrectionFatal</i>	1	4	15	4	15	15
<i>pAllowHaltDueToClock</i>	false					
<i>pKeySlotUsedForSync</i>	false					
<i>pKeySlotUsedForStartup</i>	false					

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 10, the LT stops frame transmission.
- 2) For  $n = 12$  to  $10 + 2 * gMaxWithoutClockCorrectionPassive$ :  
 In every cycle  $n$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is incremented, i.e.  $vClockCorrectionFailed(n) = vClockCorrectionFailed(n-2) + 1$  with  $vClockCorrectionFailed(10) = 0$ .
- 3) For  $n = 12$  to  $10 + 2 * (gMaxWithoutClockCorrectionPassive - 1)$ :  
 In every cycle  $n$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and that the error mode is  $vPOC!ErrorMode = ACTIVE$ . It is also verified (LT) in every cycle that the IUT transmits its frame in slot 1.
- 4) In cycle  $10 + 2 * gMaxWithoutClockCorrectionPassive$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the error mode is  $vPOC!ErrorMode = PASSIVE$ .
- 5) In cycle  $10 + 2 * gMaxWithoutClockCorrectionPassive$ , it is verified (LT) that the IUT stops frame transmission and does not send anything till the test is finished at the end of cycle  $11 + 2 * gMaxWithoutClockCorrectionFatal$ .
- 6) If  $gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal$ :  
 In cycle  $10 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is  $vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal - 1$ .  
 In cycle  $10 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT stays in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ).
- 7) In cycle  $11 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is:
  - (a)  $vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal - 1$ , if  $gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal$ , or
  - (b)  $vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal$ , if  $gMaxWithoutClockCorrectionPassive = gMaxWithoutClockCorrectionFatal$ .

Figure 47 depicts the missing sync frames (no sync node, halt not allowed).




Figure 47 — Missing sync frames (no sync node, halt not allowed)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly.

**7.4.2.1.1.13 Content error in sync frames (sync node, halt not allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node when the LT simulates sync frames with content error on one channel. The transition to *POC:halt* state is not allowed. This test case verifies the cross channel sync frame check. A sync frame on one channel is only valid if no content error is present on the other channel.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 227.

Table 227 — Modification to basic configurations for *POC:normal active* – content error in sync frames (sync node, halt not allowed)

Parameter	Modification					
	I	II	III	IV	V	VI
<i>pAllowHaltDueToClock</i>	false					
<i>gMaxWithoutClockCorrectionPassive</i>	1					
<i>gMaxWithoutClockCorrectionFatal</i>	1					

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstarters. The LT simulates startup frames in slot 2 and in slot 3.

— **Test execution**

This test has to be performed twice with LT startup frames exhibiting content error

(a) on channel A and

(b) on channel B.

- 1) In cycle 8, the LT starts to simulate startup frames in slot 2 and slot 3 exhibiting content error (cycle count = 0)
  - (a) on channel A.
  - (b) on channel B.
- 2) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 1.
- 3) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:normal passive* state (*vPOC!State* = *NORMAL\_PASSIVE*) and that the error mode is *vPOC!ErrorMode* = *PASSIVE*.
- 4) It is verified (LT) that the IUT stops frame transmission in cycle 10 and does not send anything in the following 2 cycles.
- 5) In cycle 12, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT stays in the *POC:normal passive* state (*vPOC!State* = *NORMAL\_PASSIVE*).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the sync frames with content error appropriately. The IUT enters the *POC:normal passive* state due to content errors on a single channel which invalidates also the sync frame on the other channel.

**7.4.2.1.1.14 Deviation inside bounds (integrating node, single startup frame)**

— **Test purpose**

Verify correct behaviour of offset correction with the IUT as integrating node and with a single startup frame within two succeeding cycles exhibiting a deviation inside clock correction bounds. The IUT shall stay synchronized and shall remain in the *POC:normal active* state (*vPOC!State* = *NORMAL\_ACTIVE*).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 228.

**Table 228 — Modification to basic configurations for POC:normal active – deviation inside bounds (integrating node, single startup frame)**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0

$\Delta t = 50 \mu T$ .

— **Preamble (setup state)**

Preamble III.


The IUT is an integrating node and transmits its frame (no sync frame) in slot 1.

— **Test execution**

- 1) In cycle 10 and in cycle 11, the LT simulates only the startup frame in slot 2.
- 2) At the beginning of cycle 10, the LT shifts its cycle start by  $\Delta t$ , i.e. all following cycles are shifted.
- 3) In cycle 11, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu T + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$ . It is also verified (UT) that the IUT is synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 4) In cycle 12, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$ . It is also verified (UT) that the IUT is synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 5) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 11 and slot 1 / cycle 12 is  $pMicroPerCycle + \Delta t + \xi + \xi_{IUT} \mu T$  due to the IUT's offset correction in cycle 11.
- 6) In cycle 13, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 7) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 12 and slot 1 / cycle 13 is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .
- 8) In cycle 14, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$ .
- 9) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 13 and slot 1 / cycle 14 is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .
- 10) In cycle 15, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .

11) In cycle 15, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT is synchronized ( $v\text{POC!State} = \text{NORMAL\_ACTIVE}$ ).

Figure 48 depicts the deviation inside bounds (integrating node, single startup frame).



a Expected deviation measured by the IUT.

**Figure 48 — Deviation inside bounds (integrating node, single startup frame)**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT stays synchronized and performs appropriate offset correction.

**7.4.2.1.1.15 gSyncFrameIDCountMax**

— **Test purpose**

Verify correct behaviour of offset correction with the IUT as integrating node and with different values for the parameter *gSyncFrameIDCountMax*. The IUT shall calculate its offset correction value over a number of *gSyncFrameIDCountMax* sync / startup frames.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 229 and Table 230.



**Table 229 — Modification to basic configurations for POC:normal active – gSyncFrameIDCountMax**

Parameter	Modification to Basic Configurations														
	1a & 1b					2a & 2b					3				
	I	II	III	IV	V	I	II	III	IV	V	I	II	III	IV	V
<i>gSyncFrameIDCountMax</i>	2	3	7	8	15	2	3	7	8	15	2	3	7	8	15
<i>pKeySlotUsedForSync</i>	false														
<i>pKeySlotUsedForStartup</i>	false														
<i>pClusterDriftDamping</i> [ $\mu\text{T}$ ]	0														

**Table 230 — Shift of the frames by the LT in cycles 10 and 11 for gSyncFrameIDCountMax**

Slot Nr.	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
$\Delta t$ [ $\mu\text{T}$ ]	8	16	32	48	48	64	104	104	104	104	104	104	112	112	112

— **Preamble (setup state)**

Preamble III.

The IUT is an integrating node and transmits its frame (no sync frame) in slot 1. The LT simulates 13 sync frames in adjacent slots starting with slot 3.

Beginning with cycle 8, the LT begins to simulate additional frames.

— **Test execution**

- 1) In cycle 10 and in cycle 11, the LT deviates its frames according to the above configuration, i.e. the LT shifts its frames by  $\Delta t(\text{slot } n)$  ( $n = 2, 3, \dots, 16$ ) within the LT's cycle.
- 2) In cycle 11, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is:
  - (I)  $v_{\text{InterimOffsetCorrection}} = 12 + \xi_{\text{IUT}} \mu\text{T}$ ,
  - (II)  $v_{\text{InterimOffsetCorrection}} = 16 + \xi_{\text{IUT}} \mu\text{T}$ ,
  - (III)  $v_{\text{InterimOffsetCorrection}} = 40 + \xi_{\text{IUT}} \mu\text{T}$ ,
  - (IV)  $v_{\text{InterimOffsetCorrection}} = 48 + \xi_{\text{IUT}} \mu\text{T}$  and
  - (V)  $v_{\text{InterimOffsetCorrection}} = 72 + \xi_{\text{IUT}} \mu\text{T}$ .
- 3) At the beginning of cycle 12, the LT shifts its cycle start by  $v_{\text{InterimOffsetCorrection}}$ . In the LT's cycle 12, the LT simulates its frames without deviation.
- 4) In cycle 13, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the rate correction value is  $v_{\text{InterimRateCorrection}} = 0 + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the offset correction value is  $v_{\text{InterimOffsetCorrection}} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT uses *gSyncFrameIDCountMax sync / startup* frames for the calculation of the offset correction value.

**7.4.2.1.1.16 Missing sync frame and deviation outside bounds (halt allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node and with deviation outside offset correction bounds. The transition to *POC:halt* state is allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 231.

**Table 231 — modification to basic configurations for POC:normal active – missing sync frame and deviation outside bounds (halt allowed)**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gMaxWithoutClockCorrectionPassive</i>		4	
<i>gMaxWithoutClockCorrectionFatal</i>		4	
<i>pOffsetCorrectionOut</i> [ $\mu T$ ]		50	
<i>pClusterDriftDamping</i> [ $\mu T$ ]		0	

Repeat this test case with a  $\Delta t$  of -110, and 110 for every basic configuration  $\mu T$ .

— **Preamble (setup state)**


Preamble II.

— **Test execution**

- 1) In cycle 8, the LT does not simulate its startup frame.
- 2) The LT starts its cycle 9 earlier ( $\Delta t < 0$ ) or later ( $\Delta t > 0$ ), i.e. all following cycles are shifted.
- 3) In cycle 10 of the LT,  $500 \mu T + |\Delta t|$  after LT cycle start and  $|\Delta t|$  before LT NIT, it is verified (UT) that the deviation results in an equivalent offset correction value  $vInterimOffsetCorrection = \Delta t / 2 + \xi_{IUT}$   $\mu T$  in the IUT. It is also verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT}$   $\mu T$ .

- 4) In cycle 10 of the LT,  $500 \mu\text{T} + |\Delta t|$  after LT cycle start and  $|\Delta t|$  before LT NIT, it is verified (UT) that the IUT has entered the *POC:halt* state ( $v\text{POC!State} = \text{HALT}$ ) and that the IUT has set the error mode  $v\text{POC!ErrorMode}$  to *COMM\_HALT*.
- 5) In cycle 10 of the LT, it is verified (LT) that the IUT does not transmit anything and that the macrotick counter  $v\text{Macrotick}$  stays constant in the IUT, i.e., the macrotick counter  $v\text{Macrotick}$  holds the same value  $0,5 * g\text{dMacrotick}$  after LT cycle start,  $0,25 * g\text{dCycle}$  after LT cycle start,  $0,5 * g\text{dCycle}$  after LT cycle start and  $0,75 * g\text{dCycle}$  after LT cycle start.

Figure 49 depicts the missing sync frame and deviation outside bounds (halt allowed);  $\Delta t$  greater 0.



**Figure 49 — Missing sync frame and deviation outside bounds (halt allowed);  $\Delta t$  greater 0**

— **Postamble**

None, as the IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT recognizes and handles the offset correction violation correctly. The IUT stops frame transmission and macrotick generation and enters *POC:halt* state.

**7.4.2.1.1.17 Maximum macrotick shortening**

— **Test purpose**

Verify correct behaviour of offset correction when macroticks within the offset correction phase are shortened to  $c\text{MicroPerMacroMin}$ .

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 232.

**Table 232 — Modification to basic configurations for POC:normal active – maximum macrotick shortening**

Parameter	Modification to Basic Configurations				
	1a	1b	2a	2b	3
<i>pOffsetCorrectionStart</i> [MT]	4 993	4 997	2 498	2 495	2 495
$\Delta t$ [ $\mu T$ ]	-138	-178	-118	-98	-98

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycles 9 to 13, the LT simulates startup frames in slot 2 and in slot 16.
- 2) In cycles 9 to 13, the IUT transmits its frame (no sync frame) in slot 1.
- 3) In cycle 10, the LT starts its cycle shifted by  $\Delta t$ , i.e. all following cycles are shifted.
- 4) In the static segment of cycle 10 (in terms of LT the static segment is shifted by  $\Delta t$ ), the UT requests manual (one-shot) MTS transmission.
- 5) In cycle 10, it is verified (LT) that the interval between the IUT's frame in slot 1 and the LT's frame in slot 2 is  $gdStaticSlot * gdMacrotick / pdMicrotick + \Delta t + \xi + \xi_{IUT} \mu T$  and the interval between the beginning of the IUT's frame in slot 1 and the beginning of the IUT's MTS is  $(gMacroPerCycle - gdSymbolWindow - gdNIT - gdActionPointOffset + gdSymbolWindowActionPointOffset) * gdMacrotick / pdMicrotick + \xi + \xi_{IUT} \mu T$ .
- 6) In cycles 10 and 11, it is verified (LT) that the interval between the beginning of the IUT's MTS and the beginning of the IUT's frame in slot 1 is  $(gdSymbolWindow + gdNIT + gdActionPointOffset - gdSymbolWindowActionPointOffset) * gdMacrotick / pdMicrotick + \xi + \xi_{IUT} \mu T$ .
- 7) In the static segment of cycle 11 (in terms of LT the static segment is shifted by  $\Delta t$ ), the UT requests manual (one-shot) MTS transmission.
- 8) In cycle 11, it is verified (LT) that the interval between the IUT's frame in slot 1 and the LT's frame in slot 2 is  $gdStaticSlot * gdMacrotick / pdMicrotick + \Delta t + \xi + \xi_{IUT} \mu T$  and the interval between the beginning of the IUT's frame in slot 1 and the beginning of the IUT's MTS is  $(gMacroPerCycle - gdSymbolWindow - gdNIT - gdActionPointOffset + gdSymbolWindowActionPointOffset) * gdMacrotick / pdMicrotick + \xi + \xi_{IUT} \mu T$ .
- 9) In cycles 11 and 12, it is verified (LT) that the interval between the beginning of the IUT's MTS and the beginning of the IUT's frame in slot 1 is  $(gdSymbolWindow + gdNIT + gdActionPointOffset - gdSymbolWindowActionPointOffset) * gdMacrotick / pdMicrotick + \Delta t + \xi + \xi_{IUT} \mu T$ .
- 10) In cycle 11, within 500  $\mu T$  after cycle start and before NIT (in terms of LT this approximates to 500  $\mu T + |\Delta t|$  after cycle start and until  $|\Delta t|$  after start of the NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$ .
- 11) In the static segment of cycle 12, the UT requests manual (one-shot) MTS transmission.

- 12) In cycle 12, it is verified (LT) that the interval between the IUT's frame in slot 1 and the LT's frame in slot 2 is  $gdStaticSlot * gdMacroTick / pdMicroTick + \xi + \xi_{IUT} \mu T$  and the interval between the beginning of the IUT's frame in slot 1 and the beginning of the IUT's MTS is  $(gMacroPerCycle - gdSymbolWindow - gdNIT - gdActionPointOffset + gdSymbolWindowActionPointOffset) * gdMacroTick / pdMicroTick + \xi + \xi_{IUT} \mu T$ .
- 13) In cycles 12 and 13, it is verified (LT) that the interval between the beginning of the IUT's MTS and the beginning of the IUT's frame in slot 1 is  $(gdSymbolWindow + gdNIT + gdActionPointOffset - gdSymbolWindowActionPointOffset) * gdMacroTick / pdMicroTick + \xi + \xi_{IUT} \mu T$ .
- 14) In cycle 13, within 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the IUT is synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The intervals between the IUT's frames and the LT's frames are as expected and the IUT stays synchronized.

**7.4.2.1.1.18 Additional verification for missing sync frames (sync node, halt allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling for odd cycle with the IUT as startup node when the LT stops startup frame transmission. The transition to *POC:halt* state is allowed.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 233.

**Table 233 — Modification to basic configurations for additional verification for POC:normal active – missing sync frames (sync node, halt allowed)**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	1
<i>gMaxWithoutClockCorrectionFatal</i>	4

— **Preamble (setup state)**


Preamble II.

The LT simulates two following coldstart nodes. The LT simulates in cycle 6 and 7 startup frames in slot 2 and in slot 3.

— **Test execution**

- 1) In cycle 8, the LT stops frame transmission.
- 2) In every cycle starting with cycle 10 and ending with cycle 15, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is still in the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*) and that the error mode is still *vPOC!ErrorMode = PASSIVE*.

Figure 50 depicts the additional verification for missing sync frames (sync node, halt allowed).



**Figure 50 — Additional verification for missing sync frames (sync node, halt allowed)**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly.

**7.4.2.1.1.19 Missing sync frames (sync node, halt allowed, even cycle)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node when the LT stops startup frame transmission in an even cycle. The transition to *POC:halt* state is allowed. Additionally the correct handling of the synchronisation frame status (derived from the *vsSyncIDListA* and *vsSyncIDListB*) is verified.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 234.

**Table 234 — Modification to basic configurations for POC:normal active – missing sync frames (sync node, halt allowed, even cycle)**

Parameter	Modification					
	I	II	III	IV	V	VI
<i>gMaxWithoutClockCorrectionPassive</i>	1	1	1	4	4	15
<i>gMaxWithoutClockCorrectionFatal</i>	1	4	15	4	15	15

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates in cycle 6 and 7 startup frames in slot 2 and in slot 3.

— **Test execution**


Depending on the available channel(s) the respective received or transmitted sync frames lists shall be verified in the

test execution.

- 1) In cycle 8, the LT stops frame transmission.
- 2) In the symbol window of cycle 9, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!state = NORMAL\_ACTIVE$ ), that  $vClockCorrectionFailed = 0$  and that the following requirements are fulfilled in the synchronisation frame status:  
The received or transmitted sync frames list for even cycle contains only the frame ID 1 (the IUT's startup frame ID).  
The received or transmitted sync frames list for odd cycle contains the frame ID 1, 2 and 3 (2 and 3 are the LT's startup frame IDs).
- 3) In cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is  $vClockCorrectionFailed = gMaxWithoutClockCorrectionPassive$ , that the received or transmitted sync frames lists for even and for odd cycle contain only the frame ID 1.  
It is also verified (UT) that  
(II,III, V) the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the error mode is  $vPOC!ErrorMode = PASSIVE$  (here is  $gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal$ ).  
(I,IV, VI) the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and that the error mode is  $vPOC!ErrorMode = COMM\_HALT$  (here is  $gMaxWithoutClockCorrectionPassive = gMaxWithoutClockCorrectionFatal$ ).
- 4) Beginning with the cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive$ , it is verified (LT) that the IUT stops frame transmission and does not send anything till the test is finished at the end of cycle  $9 + 2 * gMaxWithoutClockCorrectionFatal$ .
- 5) (II, III, V) In the symbol window of cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive + 1$ , it is verified (UT) that the IUT is in the *POC:normal passive* state ( $vPOC!state = NORMAL\_PASSIVE$ ) and that the following requirements are fulfilled in the synchronisation frame status:  
The received or transmitted sync frames list for even cycle does not contain any frame ID.  
The received or transmitted sync frames list for odd cycle contains only the frame ID 1.
- 6) (II, III, V) In cycle  $8 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ), that the error mode is  $vPOC!ErrorMode = COMM\_HALT$  and that the clock correction failed counter is

$vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal - 1$ . It is also verified (UT) that the received or transmitted sync frames lists for even and for odd cycle in the synchronisation frame status do not contain any frame ID.

Figure 51 depicts the missing sync frames (sync node, halt allowed, even cycle).



**Figure 51 — Missing sync frames (sync node, halt allowed, even cycle)**

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly.

**7.4.2.1.1.20 Missing sync frames (sync node, halt allowed, odd cycle)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node when the LT stops startup frame transmission in an odd cycle. The transition to *POC:halt* state is allowed. Additionally the correct handling of the synchronisation frame status (derived from the *vsSyncIDListA* and *vsSyncIDListB*) is verified.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 235.



**Table 235 — Modification to basic configurations for POC:normal active – missing sync frames (sync node, halt allowed, odd cycle)**

Parameter	Modification					
	I	II	III	IV	V	VI
<i>gMaxWithoutClockCorrectionPassive</i>	1	1	1	4	4	15
<i>gMaxWithoutClockCorrectionFatal</i>	1	4	15	4	15	15

— **Preamble (setup state)**

Preamble II.

— **Test execution**

Depending on the available channel(s) the respective received or transmitted sync frames lists shall be verified in the test execution.

- 1) In cycle 9, the LT stops frame transmission.
- 2) In the symbol window of cycle 9, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!state = NORMAL\_ACTIVE*), that *vClockCorrectionFailed = 0* and that the following requirements are fulfilled in the synchronisation frame status:  
The received or transmitted sync frames lists for even and for odd cycle contain the frame ID 1 (the IUT's startup frame ID) and the frame ID 2 (the LT's startup frame ID).
- 3) In cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed = gMaxWithoutClockCorrectionPassive*.

It is also verified (UT) that

- (II, III, V) the IUT has entered the *POC:normal passive* state (*vPOC!State = NORMAL\_PASSIVE*) and that the error mode is *vPOC!ErrorMode = PASSIVE* (here is *gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal*).
- (I, IV, VI) the IUT has entered the *POC:halt* state (*vPOC!State = HALT*) and that the error mode is *vPOC!ErrorMode = COMM\_HALT* (here is *gMaxWithoutClockCorrectionPassive = gMaxWithoutClockCorrectionFatal*).

Further the UT verifies that the following requirements are fulfilled in the synchronisation frame status:

- (I, II, III) the received or transmitted sync frames list for even cycle contains the frame ID 1 and the frame ID 2, and the received or transmitted sync frames list for odd cycle contains only the frame ID 1 (here is *gMaxWithoutClockCorrectionPassive = 1*).
  - (IV,V,VI) the received or transmitted sync frames lists for even and for odd cycle contain only the frame ID 1 (here is *gMaxWithoutClockCorrectionPassive > 1*).
- 4) Beginning with the cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive$ , it is verified (LT) that the IUT stops frame transmission and does not send anything till the test is finished at the end of cycle  $9 + 2 * gMaxWithoutClockCorrectionFatal$ .
  - 5) (II, III, V) In the symbol window of cycle  $8 + 2 * gMaxWithoutClockCorrectionPassive + 1$ , it is verified (UT) that the IUT is in the *POC:normal passive* state (*vPOC!state = NORMAL\_PASSIVE*) and that the following requirements are fulfilled in the synchronisation frame status:

The received or transmitted sync frames list for even cycle does not contain any frame ID.  
 The received or transmitted sync frames list for odd cycle contains only the frame ID 1.

- 6) (II, III, V) In cycle  $8 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ), that the error mode is  $vPOC!ErrorMode = COMM\_HALT$  and that the clock correction failed counter is  $vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal - 1$ . It is also verified (UT) that the received or transmitted sync frames lists for even and for odd cycle in the synchronisation frame status do not contain any frame ID.

Figure 52 depicts the missing sync frames (sync node, halt allowed, odd cycles).




Figure 52 — Missing sync frames (sync node, halt allowed, odd cycles)

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly.

**7.4.2.1.1.21 Missing sync frames (no sync node, halt allowed, even cycle, remain one sync frame)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as integrating node not sending a sync frame when the LT stops startup frame transmission in an even cycle. The transition to *POC:halt* state is allowed. Additionally the correct handling of the synchronisation frame status (derived from the  $vsyncIDListA$  and  $vsyncIDListB$ ) is verified.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 236.

**Table 236 — Modification to basic configurations for POC:normal active – missing sync frames (no sync node, halt allowed, even cycle, remain one sync frame)**

Parameter	Modification					
	I	II	III	IV	V	VI
<i>gMaxWithoutClockCorrectionPassive</i>	1	1	1	4	4	15
<i>gMaxWithoutClockCorrectionFatal</i>	1	4	15	4	15	15
<i>pKeySlotUsedForSync</i>	false					
<i>pKeySlotUsedForStartup</i>	false					

— **Preamble (setup state)**

Preamble III.

The LT simulates in cycle 9 startup frames in slot 2 and in slot 16.


— **Test execution**

Depending on the available channel(s) the respective received or transmitted sync frames lists shall be verified in the test execution.

- 1) In cycle 10, the LT stops startup frame transmission in slot 16.
- 2) In the symbol window of cycle 11, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!state = NORMAL\_ACTIVE*), that *vClockCorrectionFailed = 0* and that the following requirements are fulfilled in the synchronisation frame status:  
The received or transmitted sync frames list for odd cycle contains the frame ID 2 and the ID 16 (the LT's startup frame IDs).  
The received or transmitted sync frames list for even cycle contains only the frame ID 2.
- 3) In cycle 12, the LT also stops startup frame transmission in slot 2.
- 4) In the symbol window of cycle 12, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!state = NORMAL\_ACTIVE*), that *vClockCorrectionFailed = 0* and that the received or transmitted sync frames lists for even and for odd cycle in the synchronisation frame status contain only the frame ID 2.
- 5) In the symbol window of cycle  $12 + gMaxWithoutClockCorrectionPassive$ , it is verified (UT) that IUT is in the *POC:normal active* state (*vPOC!state = NORMAL\_ACTIVE*) and that the following requirements are fulfilled in the synchronisation frame status:
  - (I, II, III) The received or transmitted sync frames list for odd cycle contains only the frame ID 2 and for even cycle does not contain any frame ID (here is *gMaxWithoutClockCorrectionPassive = 1*).
  - (IV, V, VI) The received or transmitted sync frames lists for even and for odd cycle do not contain any frame ID (here is *gMaxWithoutClockCorrectionPassive > 1*).
- 6) In cycle  $12 + 2 * gMaxWithoutClockCorrectionPassive$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed = gMaxWithoutClockCorrectionPassive* and that the received or transmitted sync frames lists for even and for odd cycle in the synchronisation frame status do not contain any frame ID. It is also verified (UT) that

- (II, III, V) the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the error mode is  $vPOC!ErrorMode = PASSIVE$  (here is  $gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal$ ).
  - (I, IV, VI) the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and that the error mode is  $vPOC!ErrorMode = COMM\_HALT$  (here is  $gMaxWithoutClockCorrectionPassive = gMaxWithoutClockCorrectionFatal$ ).
- 7) Beginning with the cycle  $12 + 2 * gMaxWithoutClockCorrectionPassive$ , it is verified (LT) that the IUT stops frame transmission and does not send anything till the test is finished at the end of cycle  $13 + 2 * gMaxWithoutClockCorrectionFatal$ .
  - 8) (II, III, V) In the symbol window of cycle  $12 + 2 * gMaxWithoutClockCorrectionPassive + 1$ , it is verified (UT) that the IUT is in the *POC:normal passive* state ( $vPOC!state = NORMAL\_PASSIVE$ ) and that the received or transmitted sync frames lists for even and for odd cycle in the synchronisation frame status do not contain any frame ID (here is  $gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal$ ).
  - 9) (II, III, V) In cycle  $12 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ), that the error mode is  $vPOC!ErrorMode = COMM\_HALT$  and that the clock correction failed counter is  $vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal - 1$ . It is also verified (UT) that the received or transmitted sync frames lists for even and for odd cycle in the synchronisation frame status do not contain any frame ID.

Figure 53 depicts the missing sync frames (no sync node, halt allowed, even cycle, remain one sync frame).



**Figure 53 — Missing sync frames (no sync node, halt allowed, even cycle, remain one sync frame)**

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly.

**7.4.2.1.1.22 Missing sync frames (no sync node, halt allowed, odd cycle, remain one sync frame)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as integrating node not sending a sync frame when the LT stops startup frame transmission in an odd cycle. The transition to *POC:halt* state is allowed. Additionally the correct handling of the synchronisation frame status (derived from the *vsSyncIDListA* and *vsSyncIDListB*)(*vsSyncIDListA*, *vsSyncIDListB*) is verified.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 237.

**Table 237 — Modification to basic configurations for POC:normal active – missing sync frames (no sync node, halt allowed, odd cycle, remain one sync frame)**

Parameter	Modification					
	I	II	III	IV	V	VI
<i>gMaxWithoutClockCorrectionPassive</i>	1	1	1	4	4	15
<i>gMaxWithoutClockCorrectionFatal</i>	1	4	15	4	15	15
<i>pKeySlotUsedForSync</i>	false					
<i>pKeySlotUsedForStartup</i>	false					

— **Preamble (setup state)**

Preamble III.

The LT simulates in cycle 9 and cycle 10 startup frames in slot 2 and in slot 16.

— **Test execution**

Depending on the available channel(s) the respective received or transmitted sync frames lists shall be verified in the test execution.

- 1) In cycle 11, the LT stops startup frame transmission in slot 16.
- 2) In the symbol window of cycle 12, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!state = NORMAL\_ACTIVE*), that *vClockCorrectionFailed = 0* and that the following requirements are fulfilled in the synchronisation frame status:  
The received or transmitted sync frames list for even cycle contains the frame ID 2 and the frame ID 16 (the LT's startup frame IDs).  
The received or transmitted sync frames list for odd cycle contains only the frame ID 2.
- 3) In cycle 13, the LT also stops startup frame transmission in slot 2.
- 4) In the symbol window of cycle 13, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!state = NORMAL\_ACTIVE*) and that the received or transmitted sync frames lists for even and for odd cycle in the synchronisation frame status contain only the frame ID 2.

- 5) In the symbol window of cycle  $12 + 2 * gMaxWithoutClockCorrectionPassive$ , it is verified (UT) that clock correction failed counter is  $vClockCorrectionFailed = gMaxWithoutClockCorrectionPassive$ . It is also verified (UT) that
  - (II, III, V) the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the error mode is  $vPOC!ErrorMode = PASSIVE$  (here is  $gMaxWithoutClockCorrectionPassive < gMaxWithoutClockCorrectionFatal$ )
  - (I, IV, VI) the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and that the error mode is  $vPOC!ErrorMode = COMM\_HALT$  (here is  $gMaxWithoutClockCorrectionPassive = gMaxWithoutClockCorrectionFatal$ ). Further the UT verifies that the following requirements are fulfilled in the synchronisation frame status:
    - (I, II, III) The received or transmitted sync frames list for even cycle contains the frame ID 2 and for odd cycle does not contain any frame ID (here is  $gMaxWithoutClockCorrectionPassive = 1$ ).
    - (IV, V, VI) The received or transmitted sync frames lists for even and for odd cycle do not contain any frame ID (here is  $gMaxWithoutClockCorrectionPassive > 1$ ).
- 6) Beginning with the cycle  $12 + 2 * gMaxWithoutClockCorrectionPassive$ , it is verified (LT) that the IUT stops frame transmission and does not send anything till the test is finished at the end of cycle  $13 + 2 * gMaxWithoutClockCorrectionFatal$ .
- 7) (II, III, V) In the symbol window of cycle  $12 + 2 * gMaxWithoutClockCorrectionPassive + 1$ , it is verified (UT) that the IUT is in the *POC:normal passive* state ( $vPOC!state = NORMAL\_PASSIVE$ ) and that the received or transmitted sync frames lists for even and for odd cycle in the synchronisation frame status do not contain any frame ID.
- 8) (II, III, V) In cycle  $12 + 2 * gMaxWithoutClockCorrectionFatal$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and that the error mode is  $vPOC!ErrorMode = COMM\_HALT$  and that the clock correction failed counter is  $vClockCorrectionFailed = gMaxWithoutClockCorrectionFatal - 1$ . It is also verified (UT) that the received or transmitted sync frames lists for even and for odd cycle in the synchronisation frame status do not contain any frame ID.

Figure 54 depicts the missing sync frames (no sync node, halt allowed, odd cycle, remain one sync frame).




Figure 54 — Missing sync frames (no sync node, halt allowed, odd cycle, remain one sync frame)

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly.

**7.4.2.1.2 POC:normal passive**

**7.4.2.1.2.1 Resynchronization (transition to POC:normal active allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node. The transition from *POC:normal passive* state to *POC:normal active* state is allowed. The IUT shall return from *POC:normal passive* state to *POC:normal active* state after the offset correction stayed within bounds for *pAllowPassiveToActive* even / odd cycle pairs. Verify that interrupts are indicated after the state transitions from the *POC:normal passive* to the *POC:normal active* state and vice versa.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 238.

**Table 238 — Modification to basic configurations for POC:normal passive – resynchronization (transition to POC:normal active allowed)**

Parameter	I	II	III
<i>pAllowPassiveToActive</i>	1	16	31
<i>pAllowHaltDueToClock</i>	false		
<i>pOffsetCorrectionOut</i>	80		

$\Delta t = 100 \mu T$ .

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates an additional startup frame in slot 3.

The preamble is followed by:

- 1) At the start of cycle 6 the UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.
- 2) In cycles 6 to 11, the LT simulates its startup frames as in the preamble.

- 3) In cycle 9, 500  $\mu\text{T}$  after cycle start and before NIT, and in cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT, it is checked (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu\text{T}$ .
- 4) The LT delays the start of cycle 10 by  $\Delta t$ , i.e. all following cycles start delayed.

#### — Test execution

- 1) In cycle 10, 500  $\mu\text{T}$  after cycle start and before cycle end (in terms of LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before cycle end), the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 2) In cycle 11, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the IUT has entered the *POC:normal passive* state ( $POC!State = NORMAL\_PASSIVE$ ) and that the IUT has set the error mode  $vPOC!ErrorMode$  to *PASSIVE*.  
It is also verified (UT) that the IUT has set the proper interrupt status indication within [100; 200]  $\mu\text{T}$  after the interrupt source event occurs and that the IUT has raised the proper interrupt request within [0; 100]  $\mu\text{T} + \xi_{IUT} \mu\text{T}$  after the state transition to the *POC:normal passive* state. The UT clears the interrupt status indication after its verification.
- 3) It is verified (LT) that the IUT stops frame transmission in cycle 11.
- 4) In cycles 12 to  $(13 + 2 * pAllowPassiveToActive) \bmod 64$ , the LT continues to simulate its frames.
- 5) In cycle 12, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu\text{T}$ .
- 6) In cycle 13, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), and in cycle 14, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t - pOffsetCorrectionOut + \xi_{IUT} \mu\text{T}$ .
- 7) In cycle 14 within [500; 600]  $\mu\text{T}$  after cycle start, it is verified (UT) that the clock correction failed counter is  $vClockCorrectionFailed = 0$ .
- 8) If  $pAllowPassiveToActive > 1$ : In every even cycle starting with cycle 14 and ending with cycle  $(10 + 2 * pAllowPassiveToActive) \bmod 64$  within [500; 600]  $\mu\text{T}$  after cycle start, it is verified (UT) that the IUT has incremented the counter  $vAllowPassiveToActive$  ( $vAllowPassiveToActive = 1$  in cycle 14,  $vAllowPassiveToActive = pAllowPassiveToActive - 1$  in cycle  $(10 + 2 * pAllowPassiveToActive) \bmod 64$ ).
- 9) In cycle  $(11 + 2 * pAllowPassiveToActive) \bmod 64$ , 500  $\mu\text{T}$  after cycle start and before cycle end, it is verified (UT) that the IUT did not set any interrupt status indication and that the IUT did not raise any interrupt request (note that in terms of LT cycle 13 still has a deviation of  $\Delta t - pOffsetCorrectionOut$  compared to IUTs schedule).
- 10) In cycle  $(12 + 2 * pAllowPassiveToActive) \bmod 64$  within [500; 800]  $\mu\text{T}$  after cycle start, it is verified (UT) that the IUT has set the counter  $vAllowPassiveToActive$  to  $pAllowPassiveToActive - 1$ , that the IUT has returned to the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and that the IUT has set the  $vPOC!ErrorMode$  to *ACTIVE*.  
It is also verified (UT) that the IUT has set the proper interrupt status indication within [100; 200]  $\mu\text{T}$  after the interrupt source event occurs and that the IUT has raised the proper interrupt request within [0; 100]  $\mu\text{T} + \xi_{IUT} \mu\text{T}$  after the state transition to the *POC:normal active* state.
- 11) In cycle  $(12 + 2 * pAllowPassiveToActive) \bmod 64$ , it is verified (LT) that the IUT resumes frame transmission.



12) In cycle  $(13 + 2 * pAllowPassiveToActive) \bmod 64$ ,  $500 \mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{\text{UT}} \mu\text{T}$ .

Figure 55 depicts the resynchronization (transition to *POC:normal active allowed*) –  $pAllowPassiveToActive = 1$ .




Figure 55 — Resynchronization (transition to *POC:normal active allowed*) –  $pAllowPassiveToActive = 1$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the offset correction violation accordingly. The IUT returns to *POC:normal active* state after the offset correction stayed within bounds for  $pAllowPassiveToActive$  even / odd cycle pairs. The clock correction failed counter  $vClockCorrectionFailed$  is reset to 0 after the first odd cycle with clock correction results within bounds. The counter  $vAllowPassiveToActive$  counts correctly. The IUT indicates an interrupt after it entered the *POC:normal active* and the *POC:normal passive* state.

7.4.2.1.2.2 Resynchronization (transition to *POC:normal active not allowed*)

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node. The transition from *POC:normal passive* state to *POC:normal active* state is not allowed. The IUT shall remain in *POC:normal passive* state even after the offset correction stayed within bounds for an even / odd cycle pair.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 239.

**Table 239 — Modification to basic configurations for POC:normal passive – resynchronization  
 (transition to POC:normal active not allowed)**

Parameter	Modification
<i>pAllowHaltDueToClock</i>	false
<i>pOffsetCorrectionOut</i>	80

$\Delta t = 100 \mu\text{T}$ .

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates an additional startup frame in slot 3, and continues sending this frame until the end of the Test.


The preamble is followed by:

- 1) In cycle 9, 500  $\mu\text{T}$  after cycle start and before NIT, and in cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT for cycle 10 this approximates to 500  $\mu\text{T} - \Delta t$  after cycle start and  $\Delta t$  before NIT), it is checked (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu\text{T}$ .
- 2) The LT delays the start of cycle 10 by  $\Delta t$ , i.e. all following cycles start delayed.
- 3) In cycle 11, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is checked (UT) that the IUT has entered the *POC:normal passive* state (*POC!State = NORMAL\_PASSIVE*) and that the IUT has set the error mode *vPOC!ErrorMode* to *PASSIVE*.

— **Test execution**

- 1) It is verified (LT) that the IUT stops frame transmission in cycle 11.
- 2) For cycle 12 and the following  $2 + 2 * (pAllowPassiveToActive + 1)$  cycles, the LT simulates startup frames in slots 2 and 3 with the existing shift.
- 3) In cycle 12, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu\text{T}$ .
- 4) In cycle 13, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), and in cycle 14, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t - pOffsetCorrectionOut + \xi_{IUT} \mu\text{T}$ .
- 5) For cycle 14 and the following  $2 * (pAllowPassiveToActive + 1)$  cycles, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT is still in in the *POC:normal passive* state (*POC!State = NORMAL\_PASSIVE*), that the clock correction failed counter is  $vClockCorrectionFailed = 0$  and that the counter *vAllowPassiveToActive* is 0.

Figure 56 depicts the resynchronization (transition to *POC:normal active not allowed*) –  $pAllowPassiveToActive = 0$ .



**Figure 56 — Resynchronization (transition to *POC:normal active not allowed*) –  $pAllowPassiveToActive = 0$**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the offset correction violation correctly. The IUT remains in *POC:normal passive* state even after the offset correction stayed within bounds for an even / odd cycle pair. The clock correction failed counter  $vClockCorrectionFailed$  is reset to 0 after the first odd cycle with clock correction results within bounds. The counter  $vAllowPassiveToActive$  stays 0.

**7.4.2.1.2.3 Resynchronization after resumption of sync frame simulation (transition to *POC:normal active allowed*)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node when the LT resumes frame simulation. The transition to *POC:normal active* state is allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 240.

**Table 240 — Modification to basic configurations for POC:normal passive – resynchronization after resumption of sync frame simulation (transition to POC:normal active allowed)**

Parameter	Modification		
	I	II	III
<i>pAllowPassiveToActive</i>	1	16	31
<i>pAllowHaltDueToClock</i>	false		
<i>gMaxWithoutClockCorrectionPassive</i>	1		
<i>gMaxWithoutClockCorrectionFatal</i>	1		

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates an additional startup frame in slot 3. The IUT is configured to transmit an additional static frame in slot 4 on the channel(s) that the LT is simulating startup frame(s) on.

The preamble is supplemented by:

- 1) In cycle 4, the LT begins to simulate startup frames in slot 2 and in slot 3.
- 2) In cycle 8, the LT stops frame simulation.

— **Test execution**

$t_{AW} \in [0, 500] \mu T$

- 1) In cycle 10, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is  $vClockCorrectionFailed = gMaxWithoutClockCorrectionPassive$ . It is also verified (UT) that the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the error mode is  $vPOC!ErrorMode = PASSIVE$ .
- 2) In cycle 10, it is verified (LT) that the IUT stops frame transmission.
- 3) In cycle 12, the LT resumes frame transmission
  - (a) of startup frames in slot 2 and slot 3.
  - (b) of a startup frame in slot 2 and a sync frame in slot 3.
- 4) If  $pAllowPassiveToActive > 1$ : In every even cycle starting with cycle 14 and ending with cycle  $(10 + 2 * pAllowPassiveToActive) \bmod 64$ , 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the IUT has incremented the counter  $vAllowPassiveToActive$  ( $vAllowPassiveToActive = 1$  in cycle 14,  $vAllowPassiveToActive = pAllowPassiveToActive - 1$  in cycle  $(10 + 2 * pAllowPassiveToActive) \bmod 64$ ).
- 5) In cycle  $(10 + 2 * pAllowPassiveToActive) \bmod 64$ , within the interval  $t_{AW}$  after the offset correction start +  $10 * gdMacroTICK / pdMicroTICK \mu T$ , it is verified (UT) that the received or transmitted sync frames list(s) for the even cycle on the respective channel(s) contains frame IDs 2 and 3.
- 6) In cycle  $(11 + 2 * pAllowPassiveToActive) \bmod 64$ , within the interval  $t_{AW}$  after the offset correction start +  $10 * gdMacroTICK / pdMicroTICK \mu T$ , it is verified (UT) that the received or transmitted sync frames list(s) for the odd cycle on the respective channel(s) contains frame IDs 2 and 3.

- 7) In cycle  $(12 + 2 * pAllowPassiveToActive) \bmod 64$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has set the counter  $vAllowPassiveToActive$  to  $pAllowPassiveToActive - 1$ , that the IUT has returned to the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and that the IUT has set the  $vPOC!ErrorMode$  to *ACTIVE*.
- 8) In cycle  $(12 + 2 * pAllowPassiveToActive) \bmod 64$ , it is verified (LT) that the IUT resumes frame transmission in slot 1 and slot 4. It is also verified (UT) that the received or transmitted sync frames list(s) for the even cycle on the respective channel(s) contains frame IDs 1, 2 and 3.

Figure 57 depicts the resynchronization after resumption of sync frame simulation (transition to *POC:normal active allowed*) –  $pAllowPassiveToActive = 1$ .




Figure 57 — Resynchronization after resumption of sync frame simulation (transition to *POC:normal active allowed*) –  $pAllowPassiveToActive = 1$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly. The IUT returns to the *POC:normal active* state  $pAllowPassiveToActive$  even / odd cycle pairs after the LT resumed frame simulation.

7.4.2.1.2.4 **Deviation outside bounds (halt allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as integrating node when the LT resumes frame simulation exhibiting a deviation exceeding clock correction bounds while the IUT is in *POC:normal passive* state. The transition to *POC:halt* state is allowed. The IUT shall enter the *POC:halt* state after the clock correction result exceeds clock correction bounds. Verify that an interrupt is indicated after the state transition to the *POC:halt* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 241.

**Table 241 — Modification to basic configurations for POC:normal passive – deviation outside bounds (halt allowed)**

Parameter	Modification
<i>gMaxWithoutClockCorrectionFatal</i>	3
<i>gMaxWithoutClockCorrectionPassive</i>	1
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false
<i>pOffsetCorrectionOut</i> [ $\mu T$ ]	80

$\Delta t = 100 \mu T$ .

— **Preamble (setup state)**

Preamble III.

The preamble is supplemented by:

- 1) At the start of cycle 4 the UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.
- 2) In cycle 9, the LT simulates an additional frame in slot 3.
- 3) Beginning with cycle 10, the LT stops frame simulation.
- 4) In cycle 12, 500  $\mu T$  after cycle start and before NIT, it is checked (UT) that the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the error mode is  $vPOC!ErrorMode = PASSIVE$ .

— **Test execution**

- 1) In cycle 12, it is verified (LT) that the IUT stops frame transmission.
- 2) In cycle 14, the LT resumes frame simulation.
- 3) The LT delays the start of cycle 16 by  $\Delta t$ , i.e. the following cycle 17 starts delayed, as well.
- 4) In cycle 16, 500  $\mu T$  after cycle start and before cycle end (in terms of LT this is 500  $\mu T + |\Delta t|$  after cycle start and  $|\Delta t|$  before cycle end), the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 5) In cycle 17 of the LT, 500  $\mu T + |\Delta t|$  after LT cycle start and  $|\Delta t|$  before LT NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$ .

- 6) In cycle 17 of the LT,  $500 \mu\text{T} + |\Delta t|$  after LT cycle start and  $|\Delta t|$  before LT NIT, it is verified (UT) that the IUT has entered the *POC:halt* state ( $v\text{POC!State} = \text{HALT}$ ) and that the error mode is  $v\text{POC!ErrorMode} = \text{COMM\_HALT}$ .  
 It is also verified (UT) that the IUT has set the proper interrupt status indication within  $[100; 200] \mu\text{T}$  after the interrupt source event occurs and that the IUT has raised the proper interrupt request within  $[0; 100] \mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after the state transition to the *POC:halt* state.

Figure 58 depicts the deviation outside bounds (halt allowed) in *POC:normal passive*.




Figure 58 — Deviation outside bounds (halt allowed) in *POC:normal passive*

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT enters *POC:halt* state because the clock correction result exceeds its configured bounds while the IUT is in *POC:normal passive* state. The IUT indicates an interrupt after it entered the *POC:halt* state.

**7.4.2.1.2.5 Resynchronization after resumption of startup / sync frame simulation (integrating node, transition to *POC:normal active* allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as integrating node when the LT resumes frame simulation. The LT resumes simulation of either one startup frame and one sync frame or of two sync frames. The transition to *POC:normal active* state is allowed. The IUT shall not return to the *POC:normal active* state, because the LT does not resume simulation of at least two startup frames.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 242.

**Table 242 — Modification to basic configurations for POC:normal passive – resynchronization after resumption of startup / sync frame simulation (integrating node, transition to POC:normal active allowed)**

Parameter	Modification
<i>pAllowHaltDueToClock</i>	false
<i>pAllowPassiveToActive</i>	1
<i>gMaxWithoutClockCorrectionPassive</i>	1
<i>gMaxWithoutClockCorrectionFatal</i>	1
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false
<i>pKeySlotOnlyEnabled</i>	true

— **Preamble (setup state)**

Preamble III.

The IUT is configured to transmit static frames in slot 1 on the available channel(s).

The preamble is supplemented by the following statement: "In cycle 10, the LT stops frame simulation."

— **Test execution**

$t_{AW} \in [0, 500] \mu T$

- 1) In cycle 12, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the error mode is  $vPOC!ErrorMode = PASSIVE$ . It is also verified (UT) that the counter  $vAllowPassiveToActive = 0$ .
- 2) In cycle 12, it is verified (LT) that the IUT stops frame transmission.
- 3) In cycle 14, the LT resumes frame transmission. The LT simulates
  - (a) sync frames (no startup frames) in slot 2 and slot 16,
  - (b) startup frames in slot 2 and sync frames in slot 16 and
  - (c) startup frames in slot 2 and in slot 16.
- 4) In cycle 16, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the counter  $vAllowPassiveToActive = 0$  ( $pAllowPassiveToActive - 1$ ) and that
  - (a, b) the IUT stays in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and
  - (c) the IUT has returned to the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and has set the  $vPOC!ErrorMode$  to *ACTIVE*.
- 5) In cycle 16, it is verified (LT) that
  - (a, b) the IUT does not resume frame transmission and



(c) the IUT resumes frame transmission in slot 1.

- 6) In cycle 16, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$ , it is verified (UT) that the IUT's sync frame ID is not contained in the received or transmitted sync frames list(s) for the even cycle on the respective channel(s).

Figure 59 depicts the resynchronization after resumption of startup / sync frame simulation (integrating node, transition to POC).




Figure 59 — Resynchronization after resumption of startup / sync frame simulation (integrating node, transition to POC:normal active allowed) – variant (a)

Figure 60 depicts the resynchronization after resumption of startup / sync frame simulation (integrating node, transition to POC).




Figure 60 — Resynchronization after resumption of startup / sync frame simulation (integrating node, transition to POC:normal active allowed) – variant (c)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly. The IUT stays in the *POC:normal passive* state *pAllowPassiveToActive* even / odd cycle pairs after the LT resumed frame simulation of either one startup frame or no startup frame at all. The IUT returns to *POC:normal active* state *pAllowPassiveToActive* even / odd cycle pairs after the LT resumed frame simulation of two startup frames.

**7.4.2.1.2.6 Additional verification for resynchronization after resumption of sync frame simulation (transition to POC:normal active allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling for each cycle with the IUT as startup node when the LT resumes frame simulation. The transition to *POC:normal active* state is allowed.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 243.

**Table 243 — Modification to basic configurations for POC:normal passive – additional verification for resynchronization after resumption of sync frame simulation (transition to POC:normal active allowed)**

Parameter	Modification
<i>pAllowPassiveToActive</i>	2
<i>pAllowHaltDueToClock</i>	false
<i>gMaxWithoutClockCorrectionPassive</i>	1
<i>gMaxWithoutClockCorrectionFatal</i>	1

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates an additional startup frame in slot 3. The IUT is configured to transmit an additional static frame in slot 4 on both channels that the LT is simulating startup frame(s) on.

The preamble is supplemented by:

- 1) In cycle 4, the LT begins to simulate startup frames in slot 2 and in slot 3.
- 2) In cycle 8, the LT stops frame simulation.
- 3) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the clock correction failed counter is *vClockCorrectionFailed* = *gMaxWithoutClockCorrectionPassive*.

- 4) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the error mode is  $vPOC!ErrorMode = PASSIVE$ .

— **Test execution**

$t_{AW} \in [0, 500] \mu$ T

- 1) In cycle 10, it is verified (LT) that the IUT stops frame transmission.
- 2) In cycle 12, the LT resumes frame transmission
  - (a) of startup frames in slot 2 and slot 3.
  - (b) of a startup frame in slot 2 and a sync frame in slot 3.
- 3) In every cycle starting with cycle 12 and ending with cycle 15, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is still in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the error mode is still  $vPOC!ErrorMode = PASSIVE$ .
- 4) In cycle 14, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacroTICK / pdMicroTICK \mu$ T, it is verified (UT) that the received or transmitted sync frames lists for the even cycle on both channels contains frame IDs 2 and 3.
- 5) In cycle 15, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacroTICK / pdMicroTICK \mu$ T, it is verified (UT) that the received or transmitted sync frames lists for the odd cycle on both channels contains frame IDs 2 and 3.
- 6) In cycle 16, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has set the counter  $vAllowPassiveToActive$  to  $pAllowPassiveToActive - 1$ , that the IUT has returned to the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and that the IUT has set the  $vPOC!ErrorMode$  to *ACTIVE*.
- 7) In cycle 16, it is verified (LT) that the IUT resumes frame transmission in slot 1 and slot 4.

Figure 61 depicts the additional verification for resynchronization after resumption of sync frame simulation.




Figure 61 — Additional verification for resynchronization after resumption of sync frame simulation

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the missing traffic correctly. The IUT returns to the *POC:normal active* state *pAllowPassiveToActive* even / odd cycle pairs after the LT resumed frame simulation.

**7.4.2.2 Rate correction**

**7.4.2.2.1 POC:normal active**

**7.4.2.2.1.1 No deviation (startup node)**

— **Test purpose**

Verify correct behaviour of rate calculation with the IUT as startup node when there is no deviation. The IUT shall not perform any rate correction.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 244.

**Table 244 — Modification to basic configurations for POC:normal active – no deviation (startup node)**

Parameter	Modification
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0

— **Preamble (setup state)**

Preamble II.

The test has to be performed in 14 instances. For instance 1 the LT simulates no additional sync frame, for instance 2 one additional sync frame, ..., and for instance 14 thirteen additional sync frames in successive slots starting with slot 3.

The preamble is followed by the following statement: "In cycle 6 and 7, the LT continues to simulate the startup frame and begins to simulate additional sync frames."

— **Test execution**

- 1) In cycle 8, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$  and that  $vClockCorrectionFailed = 0$ .
- 2) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 8 and slot 1 / cycle 9 is  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT does not perform any rate correction. The calculated rate correction is independent of the number of sync frames.

**7.4.2.2.1.2 No deviation (integrating node)**

— **Test purpose**

Verify correct behaviour of rate calculation with the IUT as integrating node when there is no deviation or with a deviation of  $\Delta t + \xi_{IUT} < pClusterDriftDamping$ . The IUT shall not perform any rate correction.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 245.

**Table 245 — Modification I and II to basic configurations for POC:normal active – no deviation (integrating node)**

Parameter	Modification I	Modification II
<i>pKeySlotUsedForStartup</i>	false	false
<i>pKeySlotUsedForSync</i>	false	false
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0	10

$\Delta t = 3 \mu T$ .

— **Preamble (setup state)**

Preamble III.

The test has to be performed in 14 instances. For instance 1 the LT simulates no additional sync frame, for instance 2 one additional sync frame, ..., and for instance 14 thirteen additional sync frames in successive slots starting with slot 3.

The preamble is supplemented and followed by:

- 1) In cycle 8, the LT begins to simulate additional sync frames.
- 2) In cycle 9, the LT continues to simulate startup frames in slots 2 and 16.

— **Test execution**

- 1) In cycle 10, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the rate correction value is
  - I)  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$ .
  - II)  $vInterimRateCorrection = 0 \mu T$ .

- 2) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 10 and slot 1 / cycle 11 is
  - I)  $pMicroPerCycle + \xi + \xi_{IUT} \mu T$
  - II)  $pMicroPerCycle + \xi \mu T$ .
- 3) In cycle 13 the LT pauses for a period of  $\Delta t$ , i.e. the LT simulates its frames shifted by  $\Delta t$ .
- 4) In cycle 14, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the rate correction value is
  - I)  $vInterimRateCorrection = \Delta t + \xi_{IUT} \mu T$  and that  $vClockCorrectionFailed = 0$ .
  - II)  $vInterimRateCorrection = 0 \mu T$  and that  $vClockCorrectionFailed = 0$ .
- 5) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 13 and slot 1 / cycle 14 is
  - I)  $pMicroPerCycle + \Delta t + \xi + \xi_{IUT} \mu T$
  - II)  $pMicroPerCycle + \Delta t + \xi + \xi_{IUT} \mu T$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT does not perform any rate correction when there is no deviation or when the deviation is smaller than  $pClusterDriftDamping$ . The calculated rate correction is independent of the number of sync frames.

**7.4.2.2.1.3 Deviation inside bounds (startup node)**

— **Test purpose**

Verify correct behaviour of rate correction with the IUT as startup node and with deviation inside clock correction bounds. The IUT shall perform appropriate rate correction.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 246.

**Table 246 — Modification to basic configurations for POC:normal active – deviation inside bounds (startup node)**

Parameter	Modification
$pClusterDriftDamping [\mu T]$	0

$\Delta t = 50 \mu T$ .

— **Preamble (setup state)**

Preamble II.

- (a) The LT does not simulate additional startup frames and sync frames.
- (b) The test has to be performed in 13 instances with the LT simulating an additional startup frame in slot 3. For instance 1 the LT simulates no additional sync frame, for instance 2 one additional sync frames, ..., and for instance 13 twelve additional sync frames in successive slots starting with slot 4.

The preamble is supplemented by:

- 1) (b) In cycle 4, the LT begins to simulate the startup frame in slot 3.
- 2) (b) In cycle 8, the LT begins to simulate additional sync frames.

#### — Test execution

- 1) In cycle 9, the LT
  - (a) starts its cycle shifted by  $\Delta t$  and shortened by  $\text{TruncateTowardsZero}(\Delta t / 2)$ , i.e. all following cycles start shifted. The LT still simulates its frames with the same offset as in cycle 8 from the (shifted) cycle start (see Figure 62).
  - (b) starts its cycle shifted by  $\Delta t$ , i.e. all following cycles start shifted. (see Figure 63).
- 2) Starting with cycle 10, the LT stretches its cycles by
  - (a)  $\text{TruncateTowardsZero}(\Delta t / 2)$  and
  - (b)  $\Delta t$ .


The modification to the cycle length is distributed over the cycle according to the macrotick generation process as rate correction as specified in the protocol, which impacts the point in times the LT starts frame simulation.

- 3) In cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is
  - (a)  $v\text{InterimOffsetCorrection} = \text{TruncateTowardsZero}(\Delta t / 2) + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is  $v\text{InterimRateCorrection} = \text{TruncateTowardsZero}(\Delta t / 2) + \xi_{\text{IUT}} \mu\text{T}$  and
  - (b)  $v\text{InterimOffsetCorrection} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is  $v\text{InterimRateCorrection} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ .
- 4) In cycle 11, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 5) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 10 and slot 1 / cycle 11 is
  - (a)  $p\text{MicroPerCycle} + \text{TruncateTowardsZero}(\Delta t / 2) + \xi + \xi_{\text{IUT}} \mu\text{T}$  and
  - (b)  $p\text{MicroPerCycle} + \Delta t + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 6) In cycle 12, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is
  - (a)  $v\text{InterimRateCorrection} = \text{TruncateTowardsZero}(\Delta t / 2) + \xi_{\text{IUT}} \mu\text{T}$  and
  - (b)  $v\text{InterimRateCorrection} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ .
- 7) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 11 and slot 1 / cycle 12 is

- (a)  $pMicroPerCycle + \text{TruncateTowardsZero}(\Delta t / 2) + \xi + \xi_{IUT} \mu T$  and
- (b)  $pMicroPerCycle + \Delta t + \xi + \xi_{IUT} \mu T$ .

8) In cycle 13, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the IUT is synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 62 depicts the deviation inside bounds (startup node) – startup frame in slot 2.




a Expected deviation measured by the IUT.

**Figure 62 — Deviation inside bounds (startup node) – startup frame in slot 2**



Figure 63 depicts the deviation inside bounds (startup node) – startup frames in slot 2 and slot 3 and sync frame in slot 4.



a Expected deviation measured by the IUT.

Figure 63 — Deviation inside bounds (startup node) – startup frames in slot 2 and slot 3 and sync frame in slot 4

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The IUT stays synchronized and performs appropriate rate calculation and rate correction.

#### 7.4.2.2.1.4 Deviation Inside bounds (Integrating node)

##### — Test purpose

Verify correct behaviour of rate correction with the IUT as integrating node and with deviation inside clock correction bounds. The IUT shall perform appropriate rate correction.

##### — Applicability

SC, DC.

##### — Configuration

All basic configurations using the modifications as listed in Table 247.

**Table 247 — Modification to basic configurations for POC:normal active – deviation Inside bounds (Integrating node)**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0

$\Delta t = 50 \mu T$ .

— **Preamble (setup state)**

Preamble III.

The test has to be performed in 14 instances. For instance 1 the LT simulates no additional sync frame, for instance 2 one additional sync frame, ..., and for instance 14 thirteen additional sync frames in successive slots starting with slot 3.


The preamble is supplemented by the following statement: "In cycle 8, the LT begins to simulate additional sync frames."

— **Test execution**

- 1) In cycle 9, the LT starts its cycle shifted by  $\Delta t$ , i.e. all following cycles start shifted (see Figure 64).
- 2) In cycle 9 within  $[(gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK - 100; (gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK] \mu T$  (in terms of the LT this corresponds to  $[(gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK - 100 - \Delta t; (gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK - \Delta t] \mu T$ ), it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{IUT} \mu T$ .
- 3) Starting with cycle 10, the LT stretches its cycles by  $\Delta t$ . The modification to the cycle length is distributed over the cycle according to the macroTICK generation process as rate correction as specified in the protocol, which impacts the point in times the LT starts frame simulation.
- 4) In cycle 10 within  $[500; 600] \mu T$  after cycle start and in cycle 10 within  $[(gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK - 200; (gMacroPerCycle - gdNIT) * gdMacroTICK / pdMicroTICK] \mu T$ , it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = \Delta t + \xi_{IUT} \mu T$ .
- 5) In cycle 11,  $500 \mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$ .
- 6) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 10 and slot 1 / cycle 11 is  $pMicroPerCycle + \Delta t + \xi + \xi_{IUT} \mu T$ .
- 7) In cycle 12,  $500 \mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = \Delta t + \xi_{IUT} \mu T$ .
- 8) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 11 and slot 1 / cycle 12 is  $pMicroPerCycle + \Delta t + \xi + \xi_{IUT} \mu T$ .
- 9) In cycle 13,  $500 \mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu T$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = \Delta t + \xi_{IUT} \mu T$ .

10) In cycle 13, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 64 depicts the deviation inside bounds (integrating node).



a Expected deviation measured by the IUT.

Figure 64 — Deviation inside bounds (integrating node)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT stays synchronized and performs appropriate rate calculation and rate correction.

**7.4.2.2.1.5 Cluster drift damping**

— **Test purpose**

Verify correct behaviour of the cluster drift damping with the IUT as integrating node and with deviation inside clock correction bounds.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 248, Table 249 and Table 250.

**Table 248 — Modification to basic configurations 1a and 1b for POC:normal active – cluster drift damping**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	4		5	4		
<i>gdMinislot [MT]</i>	9		12	9		
<i>gdMinislotActionPointOffset [MT]</i>	4		5	4		
<i>gdStaticSlot [MT]</i>	35		37	35		
<i>gdSymbolWindowActionPointOffset [MT]</i>	4		5	4		
<i>gNumberOfMinislots</i>	219			219		
<i>gNumberOfStaticSlots</i>	85		62	85		
<i>gdNIT [MT]</i>	14		38	14		
<i>pdAcceptedStartupRange [<math>\mu T</math>]</i>	281		408	403		538
<i>pClusterDriftDamping [<math>\mu T</math>]</i>	0	1	5	0	1	5
<i>pMacroInitialOffset[A,B] [MT]</i>	6		7	6		
<i>pOffsetCorrectionOut [<math>\mu T</math>]</i>	153		220	226		300
<i>pOffsetCorrectionStart [MT]</i>	4 990		4 988	4 990		

**Table 249 — Modification to basic configurations 2a and 2b for POC:normal active – cluster drift damping**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdActionPointOffset [MT]</i>	3			3	5	
<i>gdMinislot [MT]</i>	7			7	11	
<i>gdMinislotActionPointOffset [MT]</i>	3			3	5	
<i>gdStaticSlot [MT]</i>	33			33	36	
<i>gdSymbolWindowActionPointOffset [MT]</i>	3			3	5	
<i>gNumberOfMinislots</i>	140			140		
<i>gNumberOfStaticSlots</i>	45			45	25	
<i>gdNIT [MT]</i>	12			12	37	
<i>pdAcceptedStartupRange [<math>\mu T</math>]</i>	283		418	221		348
<i>pClusterDriftDamping [<math>\mu T</math>]</i>	0	1	5	0	1	5
<i>pMacroInitialOffset[A,B] [MT]</i>	4			4		6
<i>pOffsetCorrectionOut [<math>\mu T</math>]</i>	154		230	117		190
<i>pOffsetCorrectionStart [MT]</i>	2 491			2 491		2 490

**Table 250 — Modification to basic configuration 3 for POC:normal active – cluster drift damping**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdActionPointOffset [MT]</i>	3		5
<i>gdMinislot [MT]</i>	7		11
<i>gdMinislotActionPointOffset [MT]</i>	3		5
<i>gdStaticSlot [MT]</i>	58		62
<i>gdSymbolWindowActionPointOffset [MT]</i>	3		5
<i>gNumberOfStaticSlots</i>	25		16
<i>gdNumberOfMinislots</i>	145		133
<i>gdNIT [MT]</i>	11		21
<i>pdAcceptedStartupRange [<math>\mu</math>T]</i>	224		359
<i>pClusterDriftDamping [<math>\mu</math>T]</i>	0	1	5
<i>pMacroInitialOffset[A,B] [MT]</i>	5		7
<i>pOffsetCorrectionOut [<math>\mu</math>T]</i>	118		190
<i>pOffsetCorrectionStart [MT]</i>	2 492		2 490

$\Delta t = (a) 50$  and  $(b) -50 \mu T$

— **Preamble (setup state)**

Preamble III.

The IUT is an integrating node and transmits its frame (no sync frame) in slot 1. The LT simulates startup frames in slot 2 and 16 and an additional sync frame in slot 4.

The preamble is supplemented by the following statement: "In cycle 8, the LT begins to simulate the sync frame in slot 4."

— **Test execution**

1) In cycle 9, the LT

- (a) starts its cycle delayed by  $\Delta t$ , i.e. all following cycles start shifted (see Figure 65) and
- (b) starts its cycle  $\Delta t$  earlier, i.e. all following cycles start shifted (see Figure 66).

2) Starting with cycle 10, the LT

- (a) stretches its cycles by  $\Delta t$  and
- (b) shortens its cycles by  $\Delta t$ .

The modification to the cycle length is distributed over the cycle according to the macrotick generation process as rate correction as specified in the protocol, which impacts the point in times the LT starts frame simulation.

- 3) In cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T}$  +  $|\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is
  - (a)  $v\text{InterimRateCorrection} = \Delta t - p\text{ClusterDriftDamping} + \xi_{\text{IUT}} \mu\text{T}$  and
  - (b)  $v\text{InterimRateCorrection} = \Delta t + p\text{ClusterDriftDamping} + \xi_{\text{IUT}} \mu\text{T}$ .
- 4) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 10 and slot 1 / cycle 11 is
  - (a)  $p\text{MicroPerCycle} + \Delta t - p\text{ClusterDriftDamping} + \xi + \xi_{\text{IUT}} \mu\text{T}$  and
  - (b)  $p\text{MicroPerCycle} + \Delta t + p\text{ClusterDriftDamping} + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 5) In cycle 12, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T}$  +  $|\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the rate correction value is
  - (a)  $v\text{InterimRateCorrection} = \Delta t - p\text{ClusterDriftDamping} + \xi_{\text{IUT}} \mu\text{T}$  and
  - (b)  $v\text{InterimRateCorrection} = \Delta t + p\text{ClusterDriftDamping} + \xi_{\text{IUT}} \mu\text{T}$ .
- 6) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 12 and slot 1 / cycle 13 is
  - (a)  $p\text{MicroPerCycle} + \Delta t - p\text{ClusterDriftDamping} + \xi + \xi_{\text{IUT}} \mu\text{T}$  and  
 $p\text{MicroPerCycle} + \Delta t + p\text{ClusterDriftDamping} + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 7) In cycle 14, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T}$  +  $|\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the rate correction value is
  - (a)  $v\text{InterimRateCorrection} = \Delta t - p\text{ClusterDriftDamping} + \xi_{\text{IUT}} \mu\text{T}$  and
  - (b)  $v\text{InterimRateCorrection} = \Delta t + p\text{ClusterDriftDamping} + \xi_{\text{IUT}} \mu\text{T}$ .
- 8) In cycle 14, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T}$  +  $|\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the IUT is synchronized ( $v\text{POC!State} = \text{NORMAL\_ACTIVE}$ ).

Figure 65 depicts the cluster drift damping;  $\Delta t > 0$ .




Figure 65 — Cluster drift damping;  $\Delta t > 0$

Figure 66 depicts the cluster drift damping;  $\Delta t < 0$ .




Figure 66 — Cluster drift damping;  $\Delta t < 0$

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.



— **Pass criteria**

The IUT stays synchronized and performs appropriate rate calculation and rate correction.

**7.4.2.2.1.6 Different deviation on channel "A&B"**

— **Test purpose**

Verify correct behaviour of rate correction with the IUT as integrating node and with different deviation on channel A and channel B inside clock correction bounds.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 251.

**Table 251 — Modification to basic configurations for POC:normal active – different deviation on channel "A&B"**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0

$\Delta t = 50 \mu T$  for Basic configurations 1a, 1b and 2a.

$\Delta t = 35 \mu T$  for Basic configurations 2b and 3.

— **Preamble (setup state)**

Preamble III.

The test has to be performed in 14 instances. For instance 1 the LT simulates no additional sync frame, for instance 2 one additional sync frame, ..., and for instance 14 thirteen additional sync frames in successive slots starting with slot 3.


The preamble is supplemented by the following statement: "In cycle 8, the LT begins to simulate additional sync frames."

— **Test execution**

- 1) In cycle 9, the LT shifts its cycle start  $\Delta t$  on channel A and  $2 * \Delta t$  on channel B, i.e. all following cycles are shifted. The LT shortens its cycle on channel B by  $\Delta t$  (see Figure 67), i.e. the LT truncates its cycle on channel B at the cycle end.
- 2) Starting with cycle 10, the LT stretches its cycles by  $\text{TruncateTowardsZero}(3 * \Delta t / 2)$ . The modification to the cycle length is distributed over the cycle according to the macrotick generation process as rate correction as specified in the protocol, which impacts the point in times the LT starts frame simulation.
- 3) In cycle 10,  $500 \mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v_{\text{InterimOffsetCorrection}} = \Delta t + \xi_{\text{IUT}} \mu T$  and it is verified (UT) that the rate correction value is  $v_{\text{InterimRateCorrection}} = \text{TruncateTowardsZero}(3 * \Delta t / 2) + \xi_{\text{IUT}} \mu T$ .

- 4) In cycle 11, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu$ T.
- 5) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 10 and slot 1 / cycle 11 is  $pMicroPerCycle + TruncateTowardsZero(3 * \Delta t / 2) + \xi + \xi_{IUT} \mu$ T.
- 6) In cycle 12, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu$ T and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = TruncateTowardsZero(3 * \Delta t / 2) + \xi_{IUT} \mu$ T.
- 7) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 11 and slot 1 / cycle 12 is  $pMicroPerCycle + TruncateTowardsZero(3 * \Delta t / 2) + \xi + \xi_{IUT} \mu$ T.
- 8) In cycle 13, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{IUT} \mu$ T.
- 9) In cycle 13, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 67 depicts the rate correction - Different deviation on channel A&B.



a Expected deviation measured by the IUT.

Figure 67 — Rate correction - Different deviation on channel A&B

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT stays synchronized and performs appropriate rate calculation and rate correction. The applied rate correction is averaged over the deviations measured on channel A and channel B.

**7.4.2.2.1.7 Different deviation inside bounds**

— **Test purpose**

Verify correct behaviour of rate correction with the IUT as integrating node and with different deviation.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 252.

**Table 252 — Modification to basic configurations for POC:normal active – different deviation inside bounds**

Parameter	Modification to Basic Configurations				
	1a	1b	2a	2b	3
<i>pKeySlotUsedForStartup</i>	false				
<i>pKeySlotUsedForSync</i>	false				
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0				
<i>pOffsetCorrectionOut</i> [ $\mu T$ ]	153	250	154	117	118

The test has to be performed repeatedly with  $\Delta t = (a) -pRateCorrectionOut + 7$ , (b) -35, (c) -5, (d) 5, (e) 35 and (f)  $pRateCorrectionOut - 7 \mu T$ .

— **Preamble (setup state)**

Preamble III.

The IUT is an integrating node and transmits its frame (no sync frame) in slot 1. The LT simulates one additional sync frame in slot 4.


The preamble is supplemented by the following statement: "In cycle 8, the LT begins to simulate the sync frame in slot 4."

— **Test execution**

- 1) At the beginning of cycle 9, the LT starts its cycle earlier ( $\Delta t < 0$ ) or later ( $\Delta t > 0$ ), i.e. all following cycles are shifted.
- 2) Starting with cycle 10, the LT stretches its cycles by  $\Delta t$ . The modification to the cycle length is distributed over the cycle according to the macrotick generation process as rate correction as specified in the protocol, which impacts the point in times the LT starts frame simulation.
- 3) In cycle 10, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = \Delta t + \xi_{IUT} \mu T$ .

- 4) In cycle 11, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 5) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 10 and slot 1 / cycle 11 is  $p\text{MicroPerCycle} + \Delta t + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 6) In cycle 12, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v\text{InterimOffsetCorrection} = 0 + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is  $v\text{InterimRateCorrection} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ .
- 7) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 11 and slot 1 / cycle 12 is  $p\text{MicroPerCycle} + \Delta t + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 8) In cycle 13, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT is synchronized ( $v\text{POC!State} = \text{NORMAL\_ACTIVE}$ ).


Figure 68 depicts the different deviation inside bounds;  $\Delta t > 0$ .



a Expected deviation measured by the IUT.

**Figure 68 — Different deviation inside bounds;  $\Delta t > 0$**

Figure 69 depicts the different deviation inside bounds;  $\Delta t < 0$ .



a Expected deviation measured by the IUT.

Figure 69 — Different deviation inside bounds;  $\Delta t < 0$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT stays synchronized and performs appropriate rate calculation and rate correction.

**7.4.2.2.1.8 Deviation outside bounds (transition to *POC:halt* allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node and with deviation outside rate correction bounds. The transition to *POC:halt* state is allowed. Verify that an interrupt is indicated after the state transition to the *POC:halt* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 253.

**Table 253 — Modification to basic configurations for POC:normal active – deviation outside bounds (transition to POC:halt allowed)**

Parameter	Modification
<i>pRateCorrectionOut</i> [ $\mu\text{T}$ ]	48 <sup>a</sup>
<i>pClusterDriftDamping</i> [ $\mu\text{T}$ ]	0
<sup>a</sup> <i>pRateCorrectionOut</i> = 48 $\mu\text{T}$ which is an intentional protocol constraints violation in order to ease test execution.	

The test shall be performed with a  $\Delta t$  of -60 and 60  $\mu\text{T}$ .

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates an additional startup frame in slot 3.

The preamble is supplemented by:

- 1) The interrupt requests are not globally disabled. Solely, the interrupt request for the state transition is individually enabled.
- 2) In cycle 4, the LT begins to simulate the additional startup frame in slot 3. At the start of cycle 4 the UT enables the interrupt request for state transitions of the POC.
- 3) Starting with cycle 7, the LT continues to simulate its startup frame in slot 2.

— **Test execution**

- 1) At the beginning of cycle 9, the LT starts its cycle earlier ( $\Delta t < 0$ ) or later ( $\Delta t > 0$ ). All following cycles are shifted by  $\Delta t$ , too.
- 2) In cycle 9, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), the UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 3) In cycle 10 of the LT, 500  $\mu\text{T} + |\Delta t|$  after LT cycle start and  $|\Delta t|$  before LT NIT, it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ .
- 4) In cycle 10 of the LT, 500  $\mu\text{T} + |\Delta t|$  after LT cycle start and  $|\Delta t|$  before LT NIT, it is verified (UT) that the IUT has entered the *POC:halt* state ( $vPOC!State = HALT$ ) and that the IUT has set the error mode  $vPOC!ErrorMode$  to *COMM\_HALT*.  
 It is also verified (UT) that the IUT has set the proper interrupt status indication within [100; 200]  $\mu\text{T}$  after the interrupt source event occurs and that the IUT has raised the proper interrupt request within [0; 100]  $\mu\text{T} + \xi_{\text{IUT}} \mu\text{T}$  after the state transition to the *POC:halt* state.
- 5) In cycle 10 of the LT, it is verified (LT) that the IUT stops transmission.

Figure 70 depicts the deviation outside bounds (transition to *POC:halt allowed*).




Figure 70 — Deviation outside bounds (transition to *POC:halt allowed*)

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT recognizes and handles the rate correction violation correctly. The IUT immediately enters the *POC:halt* state after the rate calculation result exceeded *pRateCorrectionOut*. The IUT indicates an interrupt after it entered the *POC:halt* state.

**7.4.2.2.1.9 Deviation outside bounds (transition to *POC:halt* not allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node and with deviation outside rate correction bounds. The transition to *POC:halt* state is not allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 254.

**Table 254 — Modification I and II to basic configurations for POC:normal active – deviation outside bounds (transition to POC:halt not allowed)**

Parameter	Modification	
	I	II
<i>pRateCorrectionOut</i> [ $\mu\text{T}$ ]	48 <sup>a</sup>	
<i>pClusterDriftDamping</i> [ $\mu\text{T}$ ]	0	
<i>pAllowHaltDueToClock</i>	false	
$\Delta t$ [ $\mu\text{T}$ ]	-60	60
<sup>a</sup> <i>pRateCorrectionOut</i> = 48 $\mu\text{T}$ which is an intentional protocol constraints violation in order to ease test execution.		

The test shall be performed with a  $\Delta t$  of -60 and 60  $\mu\text{T}$ .

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstarters. The LT simulates an additional startup frame in slot 3.

The preamble is supplemented by the following statement: "In cycle 4, the LT begins to simulate the additional startup frame in slot 3."

— **Test execution**

- 1) At the beginning of cycle 9, the LT starts its cycle earlier ( $\Delta t < 0$ ) or later ( $\Delta t > 0$ ). All following cycles are shifted by  $\Delta t$ , too.
- 2) In cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T}$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu\text{T}$  and it is verified (UT) that the rate correction value is  $vInterimRateCorrection = \Delta t + \xi_{IUT} \mu\text{T}$ . In cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the IUT has set the error mode  $vPOC!ErrorMode$  to *PASSIVE*.
- 3) In cycle 10, it is verified (LT) that the IUT has stopped transmission.



Figure 71 depicts the deviation outside bounds (transition to *POC:halt not allowed*).




Figure 71 — Deviation outside bounds (transition to *POC:halt not allowed*)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the rate correction violation correctly. The IUT immediately enters the *POC:normal passive* state after the rate calculation result exceeded  $pRateCorrectionOut$ .

**7.4.2.2.1.10 Deviation inside bounds (integrating node, single startup frame)**

— **Test purpose**

Verify correct behaviour of rate correction with the IUT as integrating node and with deviation inside clock correction bounds. The IUT shall perform appropriate rate correction.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 255.

**Table 255 — Modification to basic configurations for POC:normal active – deviation inside bounds (integrating node, single startup frame)**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false
<i>pClusterDriftDamping</i> [ $\mu\text{T}$ ]	0

$\Delta t = 50 \mu\text{T}$ .


— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT shifts its cycle start by  $\Delta t$ , i.e. all following cycles are shifted. The LT simulates a startup frame in slot 2, solely (see Figure 72). The LT does not simulate its startup frame in slot 16 / cycle 9.
- 2) Starting with cycle 10, the LT stretches its cycles by  $\Delta t$ . The modification to the cycle length is distributed over the cycle according to the macrotick generation process as rate correction as specified in the protocol, which impacts the point in time the LT starts frame simulation. The LT resumes to simulate startup frames in slots 2 and 16.
- 3) In cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v_{\text{InterimOffsetCorrection}} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is  $v_{\text{InterimRateCorrection}} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ .
- 4) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 10 and slot 1 / cycle 11 is  $p_{\text{MicroPerCycle}} + \Delta t + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 5) In cycle 12, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the offset correction value is  $v_{\text{InterimOffsetCorrection}} = 0 + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the rate correction value is  $v_{\text{InterimRateCorrection}} = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ .
- 6) It is verified (LT) that the interval between the IUT's frames in slot 1 / cycle 11 and slot 1 / cycle 12 is  $p_{\text{MicroPerCycle}} + \Delta t + \xi + \xi_{\text{IUT}} \mu\text{T}$ .
- 7) In cycle 13, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT is synchronized ( $v_{\text{POC!State}} = \text{NORMAL\_ACTIVE}$ ).

Figure 72 depicts the deviation inside bounds (integrating node, single startup Frame).



a Expected deviation measured by the IUT.

Figure 72 — Deviation inside bounds (integrating node, single startup Frame)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT stays synchronized and performs appropriate rate calculation and rate correction.

**7.4.2.2.1.11 Missing sync frames (sync node, halt not allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node when the LT's startup frame in an even cycle is missing. The transition to *POC:halt* state is not allowed. The IUT shall enter the *POC:normal passive* state due to the missing startup frame.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 256.

**Table 256 — Modification to basic configurations for POC:normal active – missing sync frames (sync node, halt not allowed)**

Parameter	Modification
<i>pAllowHaltDueToClock</i>	false
<i>gMaxWithoutClockCorrectionPassive</i>	1
<i>gMaxWithoutClockCorrectionFatal</i>	4

— **Preamble (setup state)**

Preamble II.

The LT simulates a following coldstart node. The LT simulates startup frames in slot 2.

— **Test execution**

- 1) In cycle 7, the LT simulates its startup frame in slot 2.
- 2) In cycle 8, the LT does not simulate its startup frame in slot 2.
- 3) In cycle 9, the LT resumes simulation of startup frames in slot 2.
- 4) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 1.
- 5) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT has entered the *POC:normal passive* state (*vPOC!State* = *NORMAL\_PASSIVE*) and that the error mode is *vPOC!ErrorMode* = *PASSIVE*.
- 6) In cycle 10, it is verified (LT) that the IUT stops frame transmission and does not send anything in the following cycles.
- 7) In cycle 11, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 1 and that the counter *vAllowPassiveToActive* is 0.
- 8) In cycle 13, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 0 and that the counter *vAllowPassiveToActive* is 0.
- 9) In cycle 15, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 0 and that the counter *vAllowPassiveToActive* is 0.
- 10) In cycle 16, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT stays in the *POC:normal passive* state (*vPOC!State* = *NORMAL\_PASSIVE*).

Figure 73 depicts the missing sync frames (sync node, halt not allowed).




Figure 73 — Missing sync frames (sync node, halt not allowed)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the missing traffic in the even cycle correctly. The IUT enters the *POC:normal passive* state due to the missing startup frame and does not return to the *POC:normal active* state because *pAllowPassiveToActive* = 0.

**7.4.2.2.1.12 gSyncFrameIDCountMax (1)**

— **Test purpose**

Verify correct behaviour of rate correction with the IUT as integrating node and with different values for the parameter *gSyncFrameIDCountMax*. The IUT shall calculate its rate correction value over a number of *gSyncFrameIDCountMax* sync / startup frames.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 257.

Table 257 — Modification to basic configurations for POC:normal active – gSyncFrameIDCountMax (1)

Parameter	Modification to Basic Configurations														
	1a & 1b					2a & 2b					3				
	I	II	III	IV	V	I	II	III	IV	V	I	II	III	IV	V
<i>gSyncFrameIDCountMax</i>	2	3	7	8	15	2	3	7	8	15	2	3	7	8	15
<i>pKeySlotUsedForSync</i>	false														
<i>pKeySlotUsedForStartup</i>	false														
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0														
<i>pOffsetCorrectionOut</i> [ $\mu T$ ]	160														
<i>pRateCorrectionOut</i> [ $\mu T$ ]	160 <sup>a</sup>														
<i>pOffsetCorrectionStart</i> [MT]	4 990					2 491									

<sup>a</sup> *pRateCorrectionOut* = 160  $\mu T$  is an intentional protocol constraints violation.

$\Delta t$  shall be set different for each slot according to Table 258.

Table 258 — Shift of the frames by the LT in cycle 9 for gSyncFrameIDCountMax (1)

Slot #	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
$\Delta t$ [ $\mu T$ ]	8	112	16	40	48	56	64	96	72	80	88	96	104	64	112

— **Preamble (setup state)**

Preamble III.

The LT simulates 13 sync frames in adjacent slots starting with slot 3.

In cycle 8, the LT begins to simulate additional frames.

— **Test execution**

- 1) In cycle 9, the LT deviates its frames according to Table 258.
- 2) In cycle 10, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu T$  + max( $\Delta t$ (slot i)) after cycle start and before min( $\Delta t$ (slot i)) after begin of NIT), it is verified (UT) that the offset correction value and the rate correction value are

(I)  $v_{InterimOffsetCorrection} = 60 + \xi_{IUT} \mu T$  and  $v_{InterimRateCorrection} = 60 + \xi_{IUT} \mu T$ ,

(II)  $v_{InterimOffsetCorrection} = 16 + \xi_{IUT} \mu T$  and  $v_{InterimRateCorrection} = 16 + \xi_{IUT} \mu T$ ,

(III)  $v_{InterimOffsetCorrection} = 40 + \xi_{IUT} \mu T$  and  $v_{InterimRateCorrection} = 40 + \xi_{IUT} \mu T$ ,

(IV)  $v_{InterimOffsetCorrection} = 52 + \xi_{IUT} \mu T$  and  $v_{InterimRateCorrection} = 52 + \xi_{IUT} \mu T$  and

(V)  $v_{InterimOffsetCorrection} = 72 + \xi_{IUT} \mu T$  and  $v_{InterimRateCorrection} = 72 + \xi_{IUT} \mu T$ .

— **Postamble**

The UT sets the IUT into POC:halt state with the CHI command FREEZE.

— **Pass criteria**

The IUT uses *gSyncFrameIDCountMax* sync / startup frames for the calculation of the offset and rate correction values.

**7.4.2.2.1.13 gSyncFrameIDCountMax (2)**

— **Test purpose**

Verify correct behaviour of rate correction with the IUT as integrating node and with different values for the parameter *gSyncFrameIDCountMax*. The IUT shall calculate its rate correction value over a number of *gSyncFrameIDCountMax* sync / startup frames.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 259.

**Table 259 — Modification to basic configurations for POC:normal active – gSyncFrameIDCountMax (2)**

Parameter	Modification to Basic Configurations														
	1a & 1b					2a & 2b					3				
	I	II	III	IV	V	I	II	III	IV	V	I	II	III	IV	V
<i>gSyncFrameIDCountMax</i>	2	3	7	8	15	2	3	7	8	15	2	3	7	8	15
<i>pKeySlotUsedForSync</i>	false														
<i>pKeySlotUsedForStartup</i>	false														
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0														
<i>pOffsetCorrectionOut</i> [ $\mu T$ ]	160														
<i>pRateCorrectionOut</i> [ $\mu T$ ]	160 <sup>a</sup>														
<i>pOffsetCorrectionStart</i> [MT]	4 990					2 491									
<sup>a</sup> <i>pRateCorrectionOut</i> = 160 $\mu T$ is an intentional protocol constraints violation.															

$\Delta t$  shall be set differently for each slot according to Table 260.

**Table 260 — Shift of the frames by the LT in cycle 9 for gSyncFrameIDCountMax (2)**

Slot #	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
$\Delta t$ [ $\mu T$ ]	-8	-112	-16	-40	-48	-56	-64	-96	-72	-80	-88	-96	-104	-64	-112

— **Preamble (setup state)**

Preamble III.

The LT simulates 13 sync frames in adjacent slots starting with slot 3.

In cycle 8, the LT begins to simulate additional frames.

— **Test execution**

- 1) In cycle 9, the LT deviates its frames according to Table 260.
- 2) In cycle 10, 500  $\mu$ T after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu$ T +  $vInterimOffsetCorrection$  after cycle start and  $|vInterimOffsetCorrection + vInterimRateCorrection|$  before NIT with  $vInterimOffsetCorrection$  and  $vInterimRateCorrection$  as defined below), it is verified (UT) that the offset correction value and the rate correction value are

(I)  $vInterimOffsetCorrection = -60 + \xi_{IUT} \mu\text{T}$  and  $vInterimRateCorrection = -60 + \xi_{IUT} \mu\text{T}$ ,

(II)  $vInterimOffsetCorrection = -16 + \xi_{IUT} \mu\text{T}$  and  $vInterimRateCorrection = -16 + \xi_{IUT} \mu\text{T}$ ,

(III)  $vInterimOffsetCorrection = -40 + \xi_{IUT} \mu\text{T}$  and  $vInterimRateCorrection = -40 + \xi_{IUT} \mu\text{T}$ ,

(IV)  $vInterimOffsetCorrection = -52 + \xi_{IUT} \mu\text{T}$  and  $vInterimRateCorrection = -52 + \xi_{IUT} \mu\text{T}$  and

(V)  $vInterimOffsetCorrection = -72 + \xi_{IUT} \mu\text{T}$  and  $vInterimRateCorrection = -72 + \xi_{IUT} \mu\text{T}$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT uses  $gSyncFrameIDCountMax$  sync / startup frames for the calculation of the offset and rate correction values.

**7.4.2.2.2 POC:normal passive**

**7.4.2.2.2.1 Resynchronization (transition to POC:normal active allowed)**

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node and with deviation outside rate correction bounds for a single cycle. The transition to *POC:normal active* state is allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 261.



**Table 261 — Modification to basic configurations for POC:normal passive – resynchronization (transition to POC:normal active allowed)**

Parameter	Modification		
	I	II	III
<i>pAllowPassiveToActive</i>	1	16	31
<i>pAllowHaltDueToClock</i>	false		
<i>pRateCorrectionOut</i> [ $\mu\text{T}$ ]	48 <sup>a</sup>		
<i>pClusterDriftDamping</i> [ $\mu\text{T}$ ]	0		
<sup>a</sup> <i>pRateCorrectionOut</i> = 48 $\mu\text{T}$ , which is an intentional protocol constraints violation in order to ease test execution.			

$\Delta t = 60 \mu\text{T}$ .

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates an additional startup frame in slot 3.

The preamble is supplemented by:

- 1) In cycle 4, the LT begins to simulate the additional startup frame in slot 3.
- 2) The LT delays the start of cycle 9 by  $\Delta t$ , i.e. all following cycles start delayed.
- 3) In cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is checked (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{\text{IUT}} \mu\text{T}$  and that the rate correction value is  $vInterimRateCorrection = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ .
- 4) In cycle 10, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is checked (UT) that the IUT has entered the *POC:normal passive* state ( $vPOC!State = \text{NORMAL\_PASSIVE}$ ) and that the IUT has set the error mode  $vPOC!ErrorMode$  to *PASSIVE*.

— **Test execution**

- 1) It is verified (LT) that the IUT stops frame transmissions in cycle 10 and that the IUT does not transmit anything in the succeeding cycles.
- 2) In cycle 12, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the rate correction value is  $vInterimRateCorrection < pRateCorrectionOut$ . Thus, cycle 11 is the first odd cycle during which the rate correction value does not exceed  $pRateCorrectionOut$ .
- 3) If  $pAllowPassiveToActive > 1$ : In every even cycle starting with cycle 12 and ending with cycle  $(8 + 2 * pAllowPassiveToActive) \bmod 64$ , 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the IUT has incremented the counter  $vAllowPassiveToActive$  ( $vAllowPassiveToActive = 1$  in cycle 12,  $vAllowPassiveToActive = pAllowPassiveToActive - 1$  in cycle  $(8 + 2 * pAllowPassiveToActive) \bmod 64$ ).
- 4) In cycle  $(10 + 2 * pAllowPassiveToActive) \bmod 64$ , 500  $\mu\text{T}$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that

the IUT has set the counter  $vAllowPassiveToActive$  to  $pAllowPassiveToActive - 1$  and that the IUT has returned to the  $POC:normal active$  state ( $vPOC!State = NORMAL\_ACTIVE$ ).

- 5) In cycle  $(10 + 2 * pAllowPassiveToActive) \bmod 64$ , it is verified (LT) that the IUT resumes frame transmission.

Figure 74 depicts the resynchronization (transition to  $POC:normal active allowed$ ).




Figure 74 — Resynchronization (transition to  $POC:normal active allowed$ )

— **Postamble**

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the rate correction violation correctly. The IUT returns to  $POC:normal active$  state after the rate correction stayed within bounds for  $pAllowPassiveToActive$  even / odd cycle pairs.

7.4.2.2.2.2 Resynchronization (transition to  $POC:normal active not allowed$ )

— **Test purpose**

Verify correct behaviour of the clock correction error handling with the IUT as startup node and with deviation outside rate correction bounds for a single cycle. The transition to  $POC:normal active$  state is not allowed.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 262.

**Table 262 — Modification to basic configurations for POC:normal passive – resynchronization (transition to POC:normal active not allowed)**

Parameter	Modification
<i>pRateCorrectionOut</i> [ $\mu T$ ]	48 <sup>a</sup>
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0
<i>pAllowHaltDueToClock</i>	false
<sup>a</sup> <i>pRateCorrectionOut</i> = 48 $\mu T$ , which is an intentional protocol constraints violation in order to ease test execution.	

$\Delta t = 60 \mu T$ .

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstart nodes. The LT simulates an additional startup frame in slot 3.

The preamble is supplemented by:

- 1) In cycle 4, the LT begins to simulate the additional startup frame in slot 3.
- 2) The LT delays the start of cycle 9 by  $\Delta t$ , i.e. all following cycles start delayed.
- 3) In cycle 10, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu T + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is checked (UT) that the offset correction value is  $vInterimOffsetCorrection = \Delta t + \xi_{IUT} \mu T$  and that the rate correction value is  $vInterimRateCorrection = \Delta t + \xi_{IUT} \mu T$ .
- 4) In cycle 10, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu T + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is checked (UT) that the IUT has entered the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the IUT has set the error mode  $vPOC!ErrorMode$  to *PASSIVE*.

— **Test execution**

- 1) It is verified (LT) that the IUT stops frame transmissions in cycle 10 and that the IUT does not transmit anything in the succeeding cycles.
- 2) In cycle 12, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu T + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the rate correction value is  $vInterimRateCorrection < pRateCorrectionOut \mu T$ . Thus, cycle 11 is the first odd cycle during which the rate correction value does not exceed *pRateCorrectionOut*.
- 3) In cycle 12 and in cycle 14, 500  $\mu T$  after cycle start and before NIT (in terms of the LT this approximates to 500  $\mu T + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the IUT stays in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and that the counter  $vAllowPassiveToActive = 0$ .

Figure 75 depicts the resynchronization (transition to *POC:normal active* not allowed).




Figure 75 — Resynchronization (transition to *POC:normal active* not allowed)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes and handles the rate correction violation correctly. The IUT stays in *POC:normal passive* state even if the rate correction is within bounds again because the transition back to *POC:normal active* state is not allowed ( $pAllowPassiveToActive = 0$ ).

**7.4.3 Time representation**

**7.4.3.1 Cycle counter**

— **Test purpose**

Verify the correct behaviour of the cycle counter  $vCycleCounter$ . The cycle counter is expected to increment by one with every cycle start and to wrap around to 0 after it reached its maximum value of  $gCycleCountMax$ .

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 263.

**Table 263 — Modification to basic configurations for time representation – cycle counter**

Parameter	Modification		
	I	II	III
<i>gCycleCountMax</i>	7	37	<i>cCycleCountMax</i>

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) The LT simulates its startup frames in slot 2 for  $2 * (gCycleCountMax + 1) - 6$  cycles starting with cycle 7.
- 2) In each of the next  $2 * (gCycleCountMax + 1) - 6$  cycles beginning with cycle 7, within [500;600]  $\mu$ T and within [*pMicroPerCycle* - 100; *pMicroPerCycle*]  $\mu$ T after cycle start, it is verified (UT) that the cycle counter is set correctly, i.e.  $vCycleCounter = n \bmod (gCycleCountMax + 1)$  with  $n = 7, 8, \dots, 2 * (gCycleCountMax + 1)$ . It is also verified (LT) that the IUT's frame holds the correct cycle count, i.e. in each cycle the cycle count equals to  $n \bmod (gCycleCountMax + 1)$  with  $n = 7, 8, \dots, 2 * (gCycleCountMax + 1)$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The cycle counter of the IUT counts correctly. The cycle counter increments by one with every cycle start and wraps around to 0 after it reached *gCycleCountMax*.

**7.4.3.2 Macrotick counter**

— **Test purpose**

Verify correct behaviour of the macrotick counter *vMacrotick*. The macrotick counter is expected to start with 0 at the cycle start (first MT) and to reach *gMacroPerCycle* - 1 (last MT) at the end of every cycle. The number of macroticks per cycle shall not be affected by the clock correction algorithm.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 264.

**Table 264 — Modification to basic configurations for time representation – macrotick counter**

Parameter	Modification
<i>pClusterDriftDamping</i> [ $\mu$ T]	0

$\Delta t = 50 \mu$ T.

— **Preamble (setup state)**

Preamble II.


The IUT is the leading coldstart node and transmits its startup frame in slot 1. The LT simulates startup frames in slot 2.

— **Test execution**

- 1) In cycles 7 to 12, the LT simulates its startup frame in slot 2.
- 2) In cycles 8 and 9, it is verified (UT) that the macrotick counter is  $vMacrotick = 0$  in the first macrotick of the cycle and  $vMacrotick = gMacroPerCycle - 1$  in the last macrotick of the cycle.
- 3) In cycle 10, the LT starts its cycle shifted by  $\Delta t$ , i.e. all following cycles are shifted (see Figure 76).
- 4) In cycle 10, it is verified (UT) that the macrotick counter is  $vMacrotick = 0$  in the first macrotick of the cycle (in terms of LT the first macrotick is shifted by  $\Delta t$ ) and  $vMacrotick = gMacroPerCycle - 1$  in the last macrotick of the cycle (in terms of LT the last macrotick is shifted by  $\Delta t$ , as well).
- 5) In cycle 11, the LT shortens its cycle by  $\text{TruncateTowardsZero}(\Delta t / 2) \mu\text{T}$ . The modification to the cycle length is distributed over the cycle according to the macrotick generation process as rate correction as specified in the protocol, which impacts the length and the position of the macroticks. The LT still transmits its startup frame with the same offset as in cycle 10 from its cycle start.
- 6) In cycle 11, it is verified (UT) that the macrotick counter is  $vMacrotick = 0$  in the first macrotick of the cycle (in terms of LT the first macrotick is shifted by  $\Delta t$ ).
- 7) In cycle 11, 500  $\mu\text{T}$  after cycle start and before NIT (in terms of LT this approximates to 500  $\mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = \text{TruncateTowardsZero}(\Delta t / 2) + \xi_{\text{IUT}} \mu\text{T}$ .
- 8) In cycle 11, it is verified (UT) that the macrotick counter is  $vMacrotick = gMacroPerCycle - 1$  in the last macrotick of the cycle.
- 9) In cycle 12, it is verified (UT) that the macrotick counter is  $vMacrotick = 0$  in the first macrotick of the cycle and  $vMacrotick = gMacroPerCycle - 1$  in the last macrotick of the cycle.
- 10) In cycle 13, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the rate correction value is  $vInterimRateCorrection = 0 + \xi_{\text{IUT}} \mu\text{T}$  and it is verified (UT) that the offset correction value is  $vInterimOffsetCorrection = 0 + \xi_{\text{IUT}} \mu\text{T}$ .

NOTE the time interval in which read access to  $vMacrotick$  shows the corresponding macrotick value of the protocol engine relies on IUT vendor specific information. See 6.6.4 for further information.

Figure 76 depicts the macrotick counter.



a Expected deviation measured by the IUT.

Figure 76 — Macrotick counter

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The IUT's macrotick counter works correctly. The macrotick counter starts with 0 at the cycle start (first MT) and reaches  $gMacroPerCycle - 1$  (last MT) at the end of every cycle. The number of macroticks per cycle is not affected by the clock correction algorithm.

### 7.4.3.3 Slot counter and cycle counter in *POC:normal passive*

#### — Test purpose

Verify the correct behaviour of the slot counter  $vSlotCounter$  and cycle counter  $vCycleCounter$  in the *POC:normal passive* state. The slot counter is expected to increment by one with every slot start and to wrap around to 0 after it reached its maximum value of  $cSlotIDMax$ . The cycle counter is expected to increment by one with every cycle start and to wrap around to 0 after it reached its maximum value of  $gCycleCountMax$ .

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 265.

**Table 265 — Modification to basic configurations for time representation – slot counter and cycle counter in POC:normal passive**

Parameter	Modification to Basic Configurations				
	1a	1b	2a	2b	3
<i>gdActionPointOffset [MT]</i>	2	1	1	1	1
<i>gdDynamicSlotIdlePhase [Minislot]</i>	1	1	1	1	2
<i>gdMinislot [MT]</i>	5	4	2	2	2
<i>gdMinislotActionPointOffset [MT]</i>	2	1	1	1	1
<i>gdStaticSlot [MT]</i>	30	29	28	29	54
<i>gMacroPerCycle [MT]</i>	15 200	12 200	6 100	6 100	6 150
<i>gMaxWithoutClockCorrectionPassive [even / odd cycle pair]</i>	1				
<i>gNumberOfMinislots</i>	3 000	3 000	3 000 <sup>a</sup>		
<i>gNumberOfStaticSlots</i>	2				
<i>gdCycle [μs]</i>	15 200	12 200	12 200	12 200	12 300
<i>gdNIT [MT]</i>	100	102	21	19	18
<i>pAllowHaltDueToClock</i>	false				
<i>pClusterDriftDamping [μT]</i>	0				
<i>pdListenTimeout [μT]</i>	1 216 730	1 953 172	976 586	488 294	492 296
<i>pMicroPerCycle [μT]</i>	608 000	976 000	488 000	244 000	246 000
<i>pOffsetCorrectionOut [μT]</i>	55	45	45	45	45
<i>pOffsetCorrectionStart [MT]</i>	15 196	12 190	6 095	6 095	6 145
<i>pRateCorrectionOut [μT]</i>	365	586	293	147	148
<sup>a</sup> <i>gNumberOfMinislots</i> = 3 000 which is an intentional protocol constraints violation for basic configuration 2a, 2b and 3.					

— **Preamble (setup state)**

Preamble II.

The preamble is supplemented by:

- 1) In cycle 6, the LT stops frame transmission.
- 2) In cycle 8, 500 μT after cycle start and before NIT, it is checked (UT) that the IUT has entered the POC:normal passive state (*vPOC!State* = *NORMAL\_PASSIVE*).

— **Test execution**

- 1) In cycle  $(9 + o) \bmod gCycleCountMax$ , it is verified (UT) that *vSlotCounter* =  $k_n$  in slot  $k_n$  with  $k_n = i * n + o$  and  $gNumberOfStaticSlots < k_n < \min(gNumberOfStaticSlots + gNumberOfMinislots; cSlotIDMax)$  ( $i \in [1; gMacroPerCycle]$ ,  $n = 0, 1, 2, \dots$  and  $o = 0$  and is incremented by 1 in each cycle until  $o$  equals  $i-1$ ).



It is also verified that the slot counters are 0 after the minislot during which the slot counter reached  $cSlotIDMax$ .

- 2) In every cycle  $(m) \bmod (gCycleCountMax + 1)$  ( $m = 9, 10, \dots, 2 * (gCycleCountMax + 1)$ ) within  $[500;600] \mu T$  after cycle start and within  $[pMicroPerCycle - 100; pMicroPerCycle] \mu T$ , it is verified (UT) that the cycle counter is  $vCycleCounter = (m) \bmod (gCycleCountMax + 1)$ .

NOTE the time interval in which read access to  $vSlotCounter$  shows the corresponding slot counter value of the protocol engine relies on IUT vendor specific information. See 6.6.4 for similar information regarding valid verification window.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The slot counter and cycle counter of the IUT counts correctly in the *POC:normal passive* state.

The slot counters shall be initialized with 1 at the start of each communication cycle and be incremented at the end boundary of each slot and shall be set to zero after they reaches the  $\min(gNumberOfStaticSlots + gNumberOfMinislots; cSlotIDMax)$ .

The cycle counter shall be incremented by one at the beginning of each communication cycle and ranges from 0 to  $gCycleCountMax$ . When  $gCycleCountMax$  is reached, the cycle counter  $vCycleCounter$  shall be reset to zero in the next communication cycle.

**7.4.3.4 Macrotick counter in POC:normal passive**

— **Test purpose**

Verify correct behaviour of the macrotick counter  $vMacrotick$  in the *POC:normal passive* state. The macrotick counter is expected to start with 0 at the cycle start (first MT) and to reach  $gMacroPerCycle - 1$  (last MT) at the end of every cycle.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 266.

**Table 266 — Modification to basic configurations for time representation – macrotick counter in POC:normal passive**

Parameter	Modification
$gMaxWithoutClockCorrectionPassive$	1
$pAllowHaltDueToClock$	false

— **Preamble (setup state)**

Preamble II.

The preamble is supplemented by:

- 1) In cycle 6, the LT stops frame transmission.
- 2) In cycle 8, 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the IUT has entered the *POC:normal passive state* ( $vPOC!State = NORMAL\_PASSIVE$ ).

— **Test execution**

- 1) In cycle 9, it is verified (UT) that  $vMacroTick = 0$  in the first macrotick of the cycle and  $vMacroTick = gMacroPerCycle - 1$  in the last macrotick of the cycle.
- 2) In cycle  $(10 + o) \bmod gCycleCountMax$ , it is verified (UT) that  $vMacroTick$  is set to  $k_n$  in macrotick  $k_n$  with  $k_n = i * n + o$  and  $k_n < gMacroPerCycle$  ( $i \in [1; gMacroPerCycle]$ ,  $n = 0, 1, 2, \dots$  and  $o = 0$  and is incremented by 1 in each cycle until  $o$  equals  $i-1$ ).

NOTE 1 The step width  $i$  should be chosen as 1. In case of stringent timing requirements the step width  $i$  may be set to a value greater than 1.

NOTE 2 the time interval in which read access to  $vMacroTick$  shows the corresponding macrotick value of the protocol engine relies on IUT vendor specific information. See 6.6.4 for further information.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The macrotick counter of the IUT counts correctly in the *POC:normal passive* state. The macrotick counter shall be incremented by one after every  $gdMacroTick$   $\mu$ s beginning with zero in the first macrotick at cycle start and ending with  $gMacroPerCycle - 1$  in the last macrotick at the end of the cycle.

## 7.5 Wakeup

### 7.5.1 General

For dual channel test execution, all test cases in 7.5 have to be performed repeatedly with  $pWakeupChannel = A$  and  $pWakeupChannel = B$ .

### 7.5.2 Correct wakeup decoding

— **Test purpose**

Verify the reception of a correct WUP. Verify that the bit synchronisation is performed correctly. The IUT shall accept the simulated WUP on channel  $pWakeupChannel$  comprising a low phase of length  $gdWakeupTxActive$ , an idle phase of length  $gdWakeupTxIdle - 2 / 8 gdBit$  and a low phase of length  $gdWakeupRxLow - 2 / 8 gdBit$  as correct WUP.

— **Applicability**

SC, DC.

— Configuration

All basic configurations using the modifications as listed in Table 267.

**Table 267 — Modification to Basic configurations for correct wakeup decoding**

Parameter	Modification to Basic Configurations					
	1a	1b	2a	2b	3	
	I	I	I	I	I	II
<i>gdWakeupRxIdle</i> [ <i>gdBit</i> ]	40	59	20	29	8	14
<i>gdWakeupRxLow</i> [ <i>gdBit</i> ]	40	59	20	29	8	14

— Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

— Test execution

- 1) The UT triggers the wakeup process with the CHI command *WAKEUP*.
- 2) It is verified (UT) that the IUT is in one of the wakeup states (*vPOC!State* = *WAKEUP*) 2 500  $\mu$ T after the CHI command *WAKEUP*.
- 3) The LT starts to generate a WUP on channel *pWakeupChannel* with a low phase of *gdWakeupTxActive*, an idle phase of length *gdWakeupTxIdle* and a low phase of length *gdWakeupTxActive* earliest 2 500  $\mu$ T and latest  $0,95 * pdListenTimeout$   $\mu$ T after the CHI command *WAKEUP*.
- 4) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY*), that the wakeup status *vPOC!WakeupStatus* = *RECEIVED\_WUP*, that the wakeup pattern received indicator on channel *pWakeupChannel* in the wakeup and startup status is set and, for dual channel test execution, that the wakeup pattern received indicator on the non-wakeup channel in the wakeup and startup status is reset after a period of  $0,95 * pdListenTimeout + (gdWakeupTxActive + gdWakeupTxIdle + gdWakeupTxActive + gdWakeupRxIdle) * gdBit / pdMicrotick + 500$   $\mu$ T past the CHI command *WAKEUP*.
- 5) The UT resets the wakeup pattern received indicator on channel *pWakeupChannel* in the wakeup and startup status and verifies that this indicator has been reset.
- 6) The UT triggers a second wakeup process with the CHI command *WAKEUP*.
- 7) It is verified (UT) that the IUT is in one of the wakeup states (*vPOC!State* = *WAKEUP*) 2 500  $\mu$ T after the second CHI command *WAKEUP*.
- 8) The LT starts to generate a WUP on channel *pWakeupChannel* with a low phase of *gdWakeupTxActive*, an idle phase of length  $gdWakeupTxIdle - 1 / 8 gdBit$  and a low phase of  $gdWakeupTxActive - 1 / 8 gdBit$ , earliest 2 500  $\mu$ T and latest  $0,95 * pdListenTimeout$   $\mu$ T after the CHI command *WAKEUP*.

- 9) It is verified (UT) that the IUT is in state *POC:ready* ( $vPOC!State = READY$ ), that the wakeup status  $vPOC!WakeupStatus = RECEIVED\_WUP$  after a period of  $0,95 * pdListenTimeout + (gdWakeupTxActive + gdWakeupRxIdle + gdWakeupRxLow + gdWakeupRxIdle) * gdBit / pdMicrotick + 500 \mu T$  past the second CHI command WAKEUP.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT receives both WUP correctly.

### 7.5.3 Wakeup decoding with receive window violation

— **Test purpose**

Verify the correct interpretation of *gdWakeupRxWindow* in the WUS decoding process in case of a violation.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP.
- 2) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) 2 500  $\mu T$  after the CHI command WAKEUP.
- 3) The LT starts to generate wakeup symbols on channel *pWakeupChannel* earliest 2 500  $\mu T$  and latest  $0,95 * pdListenTimeout \mu T$  after the CHI command WAKEUP beginning with
  - (a) a low phase of length  $gdWakeupRxLow + gdWakeupRxWindow + 1 gdBit$ .
  - (b) a low phase of length  $gdWakeupRxLow + gdWakeupTxActive$  and a low phase of length  $gdWakeupTxActive$  separated by an idle phase of  $(gdWakeupTxIdle + gdWakeupRxWindow * 0,5 + 1 gdBit)$ .
  - (c) a low phase of length  $gdWakeupRxLow + gdWakeupTxActive$  and a low phase of length  $gdWakeupTxActive$  separated by an idle phase of  $(2 * gdWakeupTxIdle + 1 gdBit)$ .

- (d) a low phase of length  $gdWakeupRxLow + gdWakeupTxActive$  and a low phase of length  $gdWakeupTxActive$  separated by an idle phase of  $(2 * gdWakeupTxIdle - gdWakeupRxIdle + 1 gdBit)$ .
  - (e) a low phase of length  $gdWakeupRxLow + gdWakeupTxActive$  and a low phase of length  $gdWakeupTxActive$  separated by an idle phase of  $(2 * gdWakeupTxIdle - gdWakeupRxIdle - 1 gdBit)$ .
- 4) It is verified (UT)
- (a, b, c, d) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ), that the wakeup status is  $vPOC!WakeupStatus = UNDEFINED$  and that the wakeup pattern received indicator in the wakeup and startup status is false on the available channel(s)  $gdWakeupRxIdle * gdBit / pdMicrotick + 500 \mu T$  after the end of the second low phase.
  - (e) that the IUT is in state  $POC:ready$  ( $vPOC!State = READY$ ), that the wakeup status is  $vPOC!WakeupStatus = RECEIVED_WUP$  and that the wakeup pattern received indicator in the wakeup and startup status is true on the wakeup channel  $pWakeupChannel$  and, for dual channel test execution, false on the non-wakeup channel  $gdWakeupRxIdle * gdBit / pdMicrotick + 500 \mu T$  after the end of the second low phase.
- 5) The LT continues to generate and transmit the remaining  $(pWakeupPattern - 2)$  wakeup symbols on channel  $pWakeupChannel$  with low phases of length  $gdWakeupTxActive$  and idle phases of length  $gdWakeupTxIdle$  starting  $gdWakeupRxIdle$  after the last low phase.
- 6) It is verified (UT) that the IUT is in state  $POC:ready$  ( $vPOC!State = READY$ ), that the wakeup status is  $vPOC!WakeupStatus = RECEIVED_WUP$  and that the wakeup pattern received indicator in the wakeup and startup status is true on channel  $pWakeupChannel$  at  $gdWakeupRxIdle * gdBit / pdMicrotick + 500 \mu T$  after the end of the last low phase. For dual channel test execution, it is also verified (UT) that the wakeup pattern received indicator in the wakeup and startup status is false on the non-wakeup channel

— **Postamble**

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— **Pass criteria**

The IUT interprets the WUP receive window correctly and does not recognize a valid WUS if the WUP receive window is violated.

**7.5.4 Wakeup decoding with low phase violation**

— **Test purpose**

Verify the correct interpretation of  $gdWakeupRxLow$  in the WUS decoding process. A WUS with a low phase shorter than  $gdWakeupRxLow$  should be ignored by the IUT.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP.
- 2) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) 2 500  $\mu$ T after the CHI command WAKEUP.
- 3) The LT starts to generate wakeup symbols on channel  $pWakeupChannel$ , earliest 2 500  $\mu$ T and latest  $0,95 * pdListenTimeout$   $\mu$ T after the CHI command WAKEUP beginning with
  - (a) two low phases of length  $gdWakeupRxLow - 1 gdBit$  and  $gdWakeupTxActive$  separated by an idle phase of length  $gdWakeupTxIdle$ .
  - (b) two low phases of length  $gdWakeupTxActive$  and  $gdWakeupRxLow - 1 gdBit$  separated by an idle phase of length  $gdWakeupTxIdle$ .
  - (c) a low phase of length  $(gdWakeupTxActive - gdWakeupRxLow - 1 gdBit)$ , followed by an idle phase of length  $1 gdBit$ , followed by a low phase of length  $gdWakeupRxLow$ , followed by an idle phase of length  $gdWakeupTxIdle$  and a low phase of length  $gdWakeupTxActive$ .
- 4) At  $gdWakeupRxIdle * gdBit / pdMicrotick + 500 \mu$ T after the end of the last low phase it is verified (UT) that the IUT
  - (a, b) is in one of the wakeup states ( $vPOC!State = WAKEUP$ ), that the wakeup status is  $vPOC!WakeupStatus = UNDEFINED$  and that the wakeup pattern received indicator in the wakeup and startup status is false on the available channel(s),
  - (c) is in the state  $POC:ready$  ( $vPOC!State = READY$ ), that the wakeup status is  $vPOC!WakeupStatus = RECEIVED\_WUP$  and that the wakeup pattern received indicator in the wakeup and startup status is true on channel  $pWakeupChannel$  and, for dual channel test execution, false on the non-wakeup channel, at  $gdWakeupRxIdle * gdBit / pdMicrotick + 500 \mu$ T after the end of the last low phase.
- 5) Starting at  $gdWakeupRxIdle * gdBit / pdMicrotick + 500 \mu$ T after the end of the last low phase of step 3 the LT continues to generate and transmit the remaining  $(pWakeupPattern - 2)$  wakeup symbols on channel  $pWakeupChannel$  with low phases of length  $gdWakeupTxActive$  and idle phases of length  $gdWakeupTxIdle$  starting  $gdWakeupRxIdle$  after the last low phase.
- 6) It is verified (UT) that the IUT is in state  $POC:ready$  ( $vPOC!State = READY$ ), that the wakeup status is  $vPOC!WakeupStatus = RECEIVED\_WUP$  and that the wakeup pattern received indicator in the wakeup and startup status is true on channel  $pWakeupChannel$  at  $gdWakeupRxIdle * gdBit / pdMicrotick + 500 \mu$ T after the end of the last low phase. For dual channel test execution, it is also verified (UT) that the wakeup pattern received indicator in the wakeup and startup status is false on the non-wakeup channel.

— **Postamble**

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— **Pass criteria**

The IUT interprets the low phase of WUP correctly and does not recognize a valid WUS if the low phase is too short.

**7.5.5 Wakeup decoding idle phase violation**

— **Test purpose**

Verify the correct interpretation of *gdWakeupRxIdle* in the WUS decoding process. A WUS with an idle phase shorter than *gdWakeupRxIdle* should be ignored by the IUT.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command *WAKEUP*.
- 2) It is verified (UT) that the IUT is in one of the wakeup states (*vPOC!State* = *WAKEUP*) 2 500  $\mu$ T after the CHI command *WAKEUP*.
- 3) The LT starts to generate wakeup symbols on channel *pWakeupChannel*, earliest 2 500  $\mu$ T and latest  $0,95 * pdListenTimeout$   $\mu$ T after the CHI command *WAKEUP* beginning with
  - (a) two low phases of length *gdWakeupTxActive* separated by an idle phase of *gdWakeupRxIdle* – 1 *gdBit*.
  - (b) a low phase of length *gdWakeupTxActive* followed by an idle phase of length (*gdWakeupTxIdle* – *gdWakeupRxIdle* – 1 *gdBit*), followed by a low phase of length 1 *gdBit*, followed by an idle phase of length *gdWakeupRxIdle* and a low phase of length *gdWakeupTxActive*.
- 4) At *gdWakeupRxIdle* \* *gdBit* / *pdMicrotick* + 500  $\mu$ T after the end of the last low phase it is verified (UT) that the IUT
  - (a) is in one of the wakeup states (*vPOC!State* = *WAKEUP*), that the wakeup status is *vPOC!WakeupStatus* = *UNDEFINED* and that the wakeup received indicator in the wakeup and startup status is false on the available channel(s),
  - (b) is in the state *POC:ready* (*vPOC!State* = *READY*), that the wakeup status is *vPOC!WakeupStatus* = *RECEIVED\_WUP* and that the wakeup pattern received indicator in the wakeup and startup status is true on channel *pWakeupChannel* and, for dual

channel test execution, false on the non-wakeup channel, at  $gdWakeupRxIdle * gdBit / pdMicrotick + 500 \mu T$  after the end of the last low phase.

- 5) Starting at  $gdWakeupRxIdle * gdBit / pdMicrotick + 500 \mu T$  after the end of the last low phase of step 3 the LT continues to generate and transmit the remaining ( $pWakeupPattern - 2$ ) wakeup symbols on channel  $pWakeupChannel$  with low phases of length  $gdWakeupTxActive$  and idle phases of length  $gdWakeupTxIdle$  starting  $gdWakeupRxIdle$  after the last low phase.
- 6) It is verified (UT) that the IUT is in state  $POC:ready$  ( $vPOC!State = READY$ ), that the wakeup status is  $vPOC!WakeupStatus = RECEIVED_WUP$  and that the wakeup pattern received indicator in the wakeup and startup status is true on channel  $pWakeupChannel$  at  $gdWakeupRxIdle * gdBit / pdMicrotick + 500 \mu T$  after the end of the last low phase. For dual channel test execution, it is also verified (UT) that the wakeup pattern received indicator in the wakeup and startup status is false on the non-wakeup channel.

— **Postamble**

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— **Pass criteria**

The IUT interprets the idle phase of WUP correctly and does not recognize a valid WUS if the idle phase is too short.

### 7.5.6 Wakeup listen without noise

— **Test purpose**

Verify the interpretation of the listen time-out  $pdListenTimeout$  for a wakeup without bus interference.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

— **Test execution**

- 1) It is verified (UT) that the  $vPOC!WakeupStatus$  is initially *UNDEFINED* at  $t_0$ .
- 2) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_1$   $2\ 500 \mu T$  after  $t_0$ .
- 3) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ )  $2\ 500 \mu T$  after the CHI command WAKEUP.



- 4) It is verified (LT) that the IUT starts correct WUP generation at  $t_2 = t_1 + pdListenTimeout + 1\,000 \pm 1\,000^4) + \xi \mu T$ .
- 5) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY*) and that *vPOC!WakeupStatus* = *TRANSMITTED* after the WUP has been transmitted at  $t_3$  ( $t_3 = t_1 + pdListenTimeout + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick) + 2\,500 \mu T$ ).
- 6) For dual channel test execution it is verified (LT) that the non-wakeup channel (channel B if *pWakeupChannel* = A, channel A if *pWakeupChannel* = B) stays idle throughout the entire test.

Figure 77 depicts the wakeup listen without noise – *pWakeupChannel* = A.




Figure 77 — Wakeup listen without noise – *pWakeupChannel* = A

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits a correct WUP after the configured listen time-out has expired.

**7.5.7 Wakeup listen with initial noise interference**

— **Test purpose**

Verify the interpretation of the listen time-out *pdListenTimeout* for a wakeup with bus interference.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 268.

4) The term  $(1\,000 \pm 1\,000)$  is intended to compensate the  $2\,000 \mu T$  CHI delay which is allowed for command execution according to 6.6.2.

**Table 268 — Modification to basic configurations for wakeup – wakeup listen with initial noise interference**

Parameter	Modification
<i>gListenNoise</i>	9

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

— **Test execution**

- 1) The LT sets
  - (a) channel B,
  - (b) channel A and
  - (c) both channels
 to low at  $t_0$ .
- 2) The UT triggers the wakeup process with the CHI command *WAKEUP* at  $t_1$  between  $t_0$  and  $t_2 - 2\,500\ \mu\text{T}$ .
- 3) The LT sets
  - (a) channel B,
  - (b) channel A and
  - (c) both channels
 to idle at  $t_2 = t_0 + \text{ceil}((gListenNoise - 2) * pdListenTimeout * pSamplesPerMicrotick / cSamplesPerBit) * cSamplesPerBit / pSamplesPerMicrotick\ \mu\text{T}$ .
- 4) It is verified (LT) that the IUT starts to transmit a correct WUP after the wakeup listen phase at  $t_3 = t_2 + (cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + pdListenTimeout + \xi\ \mu\text{T} + (\varphi_{RX} + \varphi_{TX})\ \text{ns}$ .
- 5) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY*) and that *vPOC!WakeupStatus* = *TRANSMITTED* after the WUP has been transmitted at  $t_3 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500\ \mu\text{T}$ .

Figure 78 depicts the wakeup listen with Initial noise interference –  $pWakeupChannel = A$  – noise on channel B.




Figure 78 — Wakeup listen with Initial noise interference –  $pWakeupChannel = A$  – noise on channel B

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits a correct WUP with the appropriate delay after both channels became idle again.

**7.5.8 Wakeup listen with noise interference**

— **Test purpose**

Verify the interpretation of the listen time-out  $pdListenTimeout$  and noise multiplier  $gListenNoise$  for a wakeup with interrupting bus interference.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 269.

Table 269 — Modification to basic configurations for wakeup – wakeup listen with noise interference

Parameter	Modification	
	I	II
$gListenNoise$	2	10

— Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

— Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$ .
- 2) The LT sets the wakeup channel to low at  $t_1 = t_0 + 0,4 * pdListenTimeout \pm 0,05 * pdListenTimeout \mu T$ .
- 3) For dual channel test execution the LT sets the wakeup channel to idle and the non-wakeup channel to low at  $t_2 = t_1 + \text{ceil}(0,4 * pdListenTimeout) \mu T$ .
- 4) The LT sets all channel(s) to idle at  $t_3 = t_1 + \text{ceil}(0,4 * pdListenTimeout) \mu T - 1 \mu T + \text{ceil}(pdListenTimeout * pSamplesPerMicrotick / cSamplesPerBit) * cSamplesPerBit / pSamplesPerMicrotick \mu T$ .
- 5) It is verified (LT) that the IUT starts to transmit a WUP after the wakeup listen phase at
  - (I)  $t_4 = t_0 + 1\ 000 \pm 1\ 000^5) + pdListenTimeout * gListenNoise + \xi \mu T$  and
  - (II)  $t_4 = t_3 + (cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + (cChannellIdleDelimiter - 1) * gdBit / pdMicrotick + pdListenTimeout + \xi \mu T + (\varphi_{RX} + \varphi_{TX}) \text{ ns}$ .
- 6) It is verified (UT) that the IUT is in state  $POC:ready$  ( $vPOC!State = READY$ ) and that  $vPOC!WakeupStatus = TRANSMITTED$  after the WUP has been transmitted at  $t_4 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ .

---

5) The term  $(1\ 000 \pm 1\ 000)$  is intended to compensate the  $2\ 000 \mu T$  CHI delay which is allowed for command execution according to 6.6.2.

Figure 79 depicts the wakeup listen with noise interference – DC,  $pWakeupChannel = A$  and  $gListenNoise = 2$ .




Figure 79 — Wakeup listen with noise interference – DC,  $pWakeupChannel = A$  and  $gListenNoise = 2$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

- (I) The IUT transmits a correct WUP after  $1\ 000 \pm 1\ 000 + gListenTimeout * gListenNoise + \xi \mu T$  past the CHI command WAKEUP.
- (II) The IUT transmits a correct WUP with the appropriate delay after all channel(s) became idle again.

**7.5.9 Wakeup listen with enduring noise interference**

— **Test purpose**

Verify the interpretation of the listen time-out  $pdListenTimeout$  and noise multiplier  $gListenNoise$  for a wakeup with enduring interrupting bus interference. The IUT shall wait until  $pdListenTimeout * gListenNoise$  expires before it starts WUP transmission if the non-wakeup channel is permanently disturbed and the wakeup channel becomes idle.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 270.

**Table 270 — Modification to basic configurations for wakeup – wakeup listen with enduring noise interference**

Parameter	Modification
<i>gListenNoise</i>	9


— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

— **Test execution**

- 1) The LT sets the non-wakeup channel (channel A if *pWakeupChannel* = B, channel B if *pWakeupChannel* = A) to low at  $t_0$ .
- 2) The UT triggers the wakeup process with the CHI command *WAKEUP* at  $t_1 = t_0 + 0,2 * pdListenTimeout \mu T$  (*vPOC!State* = *WAKEUP*).
- 3) The LT sets channel *pWakeupChannel* to low at  $t_2 = t_0 + 0,95 * pdListenTimeout \mu T$ .
- 4) The LT sets channel *pWakeupChannel* to idle at  $t_3 = t_2 + 0,2 * pdListenTimeout \mu T$ .
- 5) It is verified (LT) that the IUT starts to transmit a correct WUP on channel *pWakeupChannel* after the wakeup listen phase at  $t_4 = t_1 + gListenNoise * pdListenTimeout + 1\ 000 \pm 1\ 000 \mu T + \xi \mu T$ .
- 6) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY*) and that *vPOC!WakeupStatus* = *TRANSMITTED* after the WUP has been transmitted at  $t_4 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ .

Figure 80 depicts the wakeup listen with enduring noise interference – *pWakeupChannel* = A.



**Figure 80 — Wakeup listen with enduring noise interference – *pWakeupChannel* = A**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits a correct WUP with the appropriate delay after the wakeup channel became idle again.

**7.5.10 Wakeup listen with symbol interference (DC)**

— **Test purpose**

Verify the interpretation of the listen time-out *pdListenTimeout* and noise multiplier *gListenNoise* for a wakeup with symbol interference. The IUT shall wait until  $pdListenTimeout * gListenNoise$  expires before it starts WUP transmission if the non-wakeup channel is permanently disturbed and a symbol is received on the wakeup channel.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 271.

**Table 271 — Modification to basic configurations for wakeup – wakeup listen with symbol interference (DC)**

Parameter	Modification
<i>gListenNoise</i>	9

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State* = *READY*).


— **Test execution**

- 1) The LT sets the non-wakeup channel (channel A if *pWakeupChannel* = B, channel B if *pWakeupChannel* = A) to low at  $t_0$ .
- 2) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_1 = t_0 + 0,2 * pdListenTimeout \mu T$  (*vPOC!State* = *WAKEUP*).
- 3) The LT simulates a valid symbol of length  $gdTSSTransmitter + cdCAS$  on channel *pWakeupChannel* starting at
  - (a)  $t_2 = t_0 + 0,95 * pdListenTimeout \mu T$  and

$$(b) \quad t_2 = t_1 + gListenNoise * pdListenTimeout - 0,5 * (gdTSSTransmitter + cdCAS) * gdBit / pdMicrotick \mu T.$$

- 4) It is verified (LT) that the IUT starts to transmit a WUP on *pWakeupChannel* at  $t_4 = t_3 + (cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + gListenNoise * pdListenTimeout + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx}) ns$  (with  $t_3 = t_2 + gdTSSTransmitter + cdCAS$ ).
- 5) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY*) and that *vPOC!WakeupStatus* = *TRANSMITTED* after the WUP has been transmitted at  $t_4 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ .

Figure 81 depicts the wakeup listen with symbol interference (DC) – *pWakeupChannel* = A.



**Figure 81 — Wakeup listen with symbol interference (DC) – *pWakeupChannel* = A**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits a correct WUP with the appropriate delay, if the non-wakeup channel is permanently disturbed and a symbol is received on the wakeup channel.

**7.5.11 Wakeup listen with indirect header interference**

— **Test purpose**

Verify the recognition of a frame header on the non-wakeup channel (channel A if *pWakeupChannel* = B, channel B if *pWakeupChannel* = A) during wakeup listen phase.

— **Applicability**

DC.



— **Configuration**

All basic configurations.


— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$  ( $vPOC!State = WAKEUP$ ).
- 2) The LT simulates a frame header of a sync frame in slot 1 (Null frame indicator and sync frame indicator are set to '1', reserved bit, startup frame indicator and payload preamble indicator are set to '0', the frame ID is 1, the payload length is 1, the cycle count 0. The LT has to simulate the header plus the BSS preceding the frame's payload section in order to generate a valid header.) on the non-wakeup channel (channel A if  $pWakeupChannel = B$ , channel B if  $pWakeupChannel = A$ ) at  $t_1 = t_0 + 0,9 * pdListenTimeout \pm 0,05 * pdListenTimeout \mu T$ .
- 3) It is verified (UT) that the  $vPOC!State = READY$  and  $vPOC!WakeupStatus = RECEIVED\_HEADER$  at  $t_2 = t_0 + 0,95 * pdListenTimeout + (gdTSSTransmitter + 53) * gdBit / pdMicrotick + 500 \mu T$ .
- 4) It is verified (LT) that the IUT does not transmit a WUP on channel  $pWakeupChannel$  until  $t_2$  and for at least  $(gListenNoise + 1) * pdListenTimeout$  after  $t_2$ .

Figure 82 depicts the wakeup listen with indirect header interference –  $pWakeupChannel = A$ .



**Figure 82 — Wakeup listen with indirect header interference –  $pWakeupChannel = A$**

— **Postamble**

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the wakeup process after reception of a frame header.

**7.5.12 Wakeup listen with direct header interference**

— **Test purpose**

Verify the recognition of a frame header on the wakeup channel *pWakeupChannel* during wakeup listen phase.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$  ( $vPOC!State = WAKEUP$ ).
- 2) The LT simulates a frame header of a sync frame in slot 1 (Null frame indicator and sync frame indicator are set to '1', reserved bit, startup frame indicator and payload preamble indicator are set to '0', the frame ID is 1, the payload length is 1, the cycle count 0. The LT has to simulate the header plus the BSS preceding the frame's payload section in order to generate a valid header.) on the wakeup channel *pWakeupChannel* at  $t_1 = t_0 + 0,9 * pdListenTimeout \pm 0,05 * pdListenTimeout \mu T$ .
- 3) It is verified (UT) that the  $vPOC!State = READY$  and  $vPOC!WakeupStatus = RECEIVED\_HEADER$  at  $t_2 = t_0 + 0,95 * pdListenTimeout + (gdTSSTransmitter + 53) * gdBit / pdMicrotick + 500 \mu T$ .
- 4) It is verified (LT) that the IUT does not transmit a WUP on channel *pWakeupChannel* until  $t_2$  and for at least  $(gListenNoise + 1) * pdListenTimeout$  after  $t_2$ .

Figure 83 depicts the wakeup listen with direct header interference –  $pWakeupChannel = A$ .




Figure 83 — Wakeup listen with direct header interference –  $pWakeupChannel = A$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the wakeup process after reception of a frame header.

**7.5.13 Wakeup listen with indirect WUP interference**

— **Test purpose**

Verify the reaction to the reception of a WUP on the non-wakeup channel (channel A if  $pWakeupChannel = B$ , channel B if  $pWakeupChannel = A$ ) during wakeup listen phase. The IUT shall delay its WUP transmission due to the WUP on the non-wakeup channel.

— **Applicability**

DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

— Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$  ( $vPOC!State = WAKEUP$ ).
- 2) The LT simulates a valid WUP (with  $pWakeupPattern = 2$ ,  $gdWakeupTxActive$  and  $gdWakeupTxIdle$  according to used basic configuration) on the non-wakeup channel at  $t_1 = t_0 + 0,2 * pdListenTimeout \pm 0,05 * pdListenTimeout \mu T$ .
- 3) It is verified (UT) that the IUT is in one of the wakeup states ( $vPOC!State = WAKEUP$ ) after the reception of the LT's WUP at  $t_2 = t_0 + 0,25 * pdListenTimeout + (2 * gdWakeupTxActive + 2 * gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ .
- 4) It is verified (LT) that the IUT transmits a correct WUP on channel  $pWakeupChannel$  after  $t_3 = t_1 + (2 * gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + (cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + pdListenTimeout + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx}) ns$ .
- 5) It is verified (UT) that the IUT is in state  $POC:ready$  ( $vPOC!State = READY$ ) and that  $vPOC!WakeupStatus = TRANSMITTED$  after the WUP has been transmitted at  $t_2 + pdListenTimeout + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ .

Figure 84 depicts the wakeup listen with indirect WUP interference –  $pWakeupChannel = A$ .




Figure 84 — Wakeup listen with indirect WUP interference –  $pWakeupChannel = A$

— Postamble

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— Pass criteria

The IUT delays its WUP transmission due to the WUP received on the non-wakeup channel.

#### 7.5.14 Wakeup listen with direct WUP interference

— **Test purpose**

Verify the reaction to the reception of a WUP on the wakeup channel *pWakeupChannel* during wakeup listen phase.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command *WAKEUP* at *t0* (*vPOC!State* = *WAKEUP*).
- 2) The LT simulates a valid WUP (with *pWakeupPattern* = 2, *gdWakeupTxActive* and *gdWakeupTxIdle* according to used basic configuration) on the wakeup channel *pWakeupChannel* at  $t1 = t0 + 0,2 * pdListenTimeout \pm 0,05 * pdListenTimeout \mu T$ .
- 3) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY* and *vPOC!WakeupStatus* = *RECEIVED\_WUP*) at  $t2 = t0 + 0,25 * pdListenTimeout + (2 * gdWakeupTxActive + 2 * gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$  after the reception of the LT's WUP.
- 4) It is verified (LT) that the IUT does not transmit a WUP on channel *pWakeupChannel* until *t1* and for at least  $(gListenNoise + 1) * pdListenTimeout$  after *t1*.

Figure 85 depicts the wakeup listen with direct WUP interference –  $pWakeupChannel = A$ .




Figure 85 — Wakeup listen with direct WUP interference –  $pWakeupChannel = A$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts its wakeup after reception of a correct WUP on the wakeup channel.

**7.5.15 WUP with indirect collision**

— **Test purpose**

Verify the correct handling of a collision on the non-wakeup channel. The IUT shall ignore a low phase or a WUP on the non-wakeup channel during WUP transmission.

— **Applicability**

DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

— Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$  ( $vPOC!State = WAKEUP$ ).
- 2) The LT measures the start of the WUP sent by the IUT. The falling edge of the first WUS is at  $t_1$ .
- 3) (a) At  $t_2 = t_1 + (gdWakeupTxActive + 0,5 * gdWakeupTxIdle) * gdBit / pdMicrotick \pm 0,25 * gdWakeupTxIdle * gdBit / pdMicrotick \mu T$  during the first idle phase of the IUT's WUP, the LT simulates a low phase of length  $cdWakeupMaxCollision + 1 gdBit$  on the non-wakeup channel.  
 (b) At  $t_2 = t_1 + (2 \pm 2) * gdBit / pdMicrotick \mu T$  during the first low phase of the IUT's WUP, the LT simulates a WUP as configured ( $pWakeupPattern$  low phases of length  $gdWakeupTxActive$  interleaved by idle phases of length  $gdWakeupTxIdle$ ) on the none wakeup channel.
- 4) It is verified (LT) that the IUT transmits a correct WUP according to the configuration.
- 5) It is verified (UT) that the IUT is in state  $POC:ready$  ( $vPOC!State = READY$ ) and that  $vPOC!WakeupStatus = TRANSMITTED$  at  $t_3 = t_1 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ .

Figure 86 depicts the WUP with indirect collision –  $pWakeupChannel = A$ , variant (a).




Figure 86 — WUP with indirect collision –  $pWakeupChannel = A$ , variant (a)

Figure 87 depicts the WUP with indirect collision –  $pWakeupChannel = A$ , variant (b).




Figure 87 — WUP with indirect collision –  $pWakeupChannel = A$ , variant (b)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT ignores the low phase or a WUP on the non-wakeup channel during WUP transmission and transmits its WUP correctly.

**7.5.16 WUP with WUP collision**

— **Test purpose**

Verify the correct handling of a collision on the wakeup channel. The IUT shall abort its WUP transmission if the collision occurs during a WUS idle phase and shall continue its WUP transmission if the collision is at the same timing.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).



— Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$  ( $vPOC!State = WAKEUP$ ).
- 2) The LT measures the start of the WUP sent by the IUT. The falling edge of the first WUS is at  $t_1$ .
- 3) (a) At  $t_2 = t_1 + (gdWakeupTxActive + 0,5 * gdWakeupTxIdle) * gdBit / pdMicrotick \pm 0,25 * gdWakeupTxIdle * gdBit / pdMicrotick \mu T$  during the first idle phase of the IUT's WUP, the LT starts to generate a WUP (three low phases of length  $gdWakeupTxActive$  and two idle phases of length  $gdWakeupTxIdle$ ) on the wakeup channel  $pWakeupChannel$ .  
  
(b) At  $t_2 = t_1 + (2 \pm 2) * gdBit / pdMicrotick \mu T$  during the first low phase of the IUT's WUP, the LT starts to generate a WUP ( $pWakeupPattern$  low phases of length  $gdWakeupTxActive$  interleaved by idle phases of length  $gdWakeupTxIdle$ ) on the wakeup channel  $pWakeupChannel$ .
- 4) It is verified (LT)
  - (a) that the IUT stops WUP generation, i.e. it is verified (LT) that the IUT does not generate any low phase for at least  $(gListenNoise + 1) * pdListenTimeout$  after  $t_2$ .
  - (b) that the IUT continues the WUP transmission.
- 5) It is verified (UT) that the IUT
  - (a) is in state  $POC:ready$  ( $vPOC!State = READY$ ) and  $vPOC!WakeupStatus = COLLISION\_WUP$  at  $t_3 = t_2 + (3 * gdWakeupTxActive + 2 * gdWakeupTxIdle + gdWakeupRxIdle) * gdBit / pdMicrotick + 500 \mu T$ .
  - (b) is in state  $POC:ready$  ( $vPOC!State = READY$ ) and  $vPOC!WakeupStatus = TRANSMITTED$  after the WUP has been transmitted at  $t_3 = t_2 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ . It is also verified (UT) that the wakeup pattern received indicator on channel  $pWakeupChannel$  in the wakeup and startup status is reset.

Figure 88 depicts the WUP with WUP collision –  $pWakeupChannel = A$ , variant (a).




Figure 88 — WUP with WUP collision –  $pWakeupChannel = A$ , variant (a)

Figure 89 depicts the WUP with WUP collision – WUP collision at the same timing, pWakeupChannel = A, variant (b).




Figure 89 — WUP with WUP collision – WUP collision at the same timing, pWakeupChannel = A, variant (b)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT shall recognize a collision on the wakeup channel during the idle phase of WUP transmission, shall abort its WUP transmission and indicate the cause for the wakeup abortion accordingly. The IUT shall continue WUP transmission when a WUP collision occurs at the same timing.

**7.5.17 WUP with header collision**

— **Test purpose**

Verify the correct handling of a header collision on the wakeup channel. The IUT shall abort its WUP transmission.

— **Applicability**

SC, DC.

NOTE DC only test variant (a).

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).

- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State = READY*).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command *WAKEUP* at  $t_0$  (*vPOC!State = WAKEUP*).
- 2) The LT measures the start of the WUP sent by the IUT. The falling edge of the first WUS is at  $t_1$ .
- 3) At  $t_2 = t_1 + (gdWakeupTxActive + 0,5 * gdWakeupTxIdle) * gdBit / pdMicrotick \pm 0,25 * gdWakeupTxIdle * gdBit / pdMicrotick$   $\mu$ T during the first idle phase of the IUT's WUP, the LT starts to generate two sync frame headers for slot 1 (Null frame indicator and sync frame indicator are set to '1', reserved bit, startup frame indicator and payload preamble indicator are set to '0', the payload length is 1, the cycle count 0. The LT has to simulate the header plus the BSS preceding the frame's payload section in order to generate a valid header.)

(a) on the wakeup channel *pWakeupChannel* and

(b) on the non-wakeup channel.

The interval between the beginning of the two frame headers is *gdCycle*.

- 4) It is verified (LT) that the IUT
  - (a) stops WUP generation, i.e. it is verified (LT) that the IUT does not generate any low phase for at least  $(gListenNoise + 1) * pdListenTimeout$  after  $t_2$ .
  - (b) continues WUP transmission
- 5) It is verified (UT) that the IUT is
  - (a) in state *POC:ready* (*vPOC!State = READY*) and *vPOC!WakeupStatus = COLLISION\_HEADER* at  $t_3 = t_1 + (gdWakeupTxActive + 0,75 * gdWakeupTxIdle + gdTSSTransmitter + 53) * gdBit / pdMicrotick + gdMacroPerCycle * gdMacrotick / pdMicrotick + 500$   $\mu$ T.
  - (b) in state *POC:ready* (*vPOC!State = READY*) and that *vPOC!WakeupStatus = TRANSMITTED* at  $t_3 = t_1 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500$   $\mu$ T.

Figure 90 depicts the WUP with header collision –  $pWakeupChannel = A$ .




Figure 90 — WUP with header collision –  $pWakeupChannel = A$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

- (a) The IUT recognizes the collision on the wakeup channel during WUP transmission, aborts its WUP transmission and indicates the cause for the wakeup abortion accordingly.
- (b) The IUT's wakeup transmission is not disturbed by headers received on the non-wakeup channel.

**7.5.18 WUP with unknown collision**

— **Test purpose**

Verify the correct handling of an unspecified collision on the wakeup channel. The IUT shall abort its WUP transmission.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.

- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$  (*vPOC!State = WAKEUP*).
- 2) The LT measures the start of the WUP sent by the IUT. The falling edge of the first WUS is at  $t_1$ .
- 3) At  $t_2 = t_1 + (gdWakeupTxActive + 0,5 * gdWakeupTxIdle) * gdBit / pdMicrotick \pm 0,25 * gdWakeupTxIdle * gdBit / pdMicrotick \mu T$  during the first idle phase of the IUT's WUP, the LT generates two low phases of length  $cdWakeupMaxCollision + 1 gdBit$  on the wakeup channel *pWakeupChannel*. The interval between the two low phases is  $2 * cChannelIdleDelimiter$ .
- 4) It is verified (LT) that the IUT stops WUP generation, i.e. it is verified (LT) that the IUT does not generate any low phase for at least  $(gListenNoise + 1) * pdListenTimeout$  after  $t_2$ .
- 5) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State = READY*) and *vPOC!WakeupStatus = COLLISION\_UNKNOWN* at  $t_3 = t_2 + (cdWakeupMaxCollision + 1) * gdBit / pdMicrotick + pdListenTimeout \mu T + 500 \mu T$ .

Figure 91 depicts the WUP with unknown collision – *pWakeupChannel = A*.




Figure 91 — WUP with unknown collision – *pWakeupChannel = A*

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes the collision on the wakeup channel during WUP transmission, aborts its WUP transmission and indicates the cause for the wakeup abortion accordingly.

### 7.5.19 WUP with insignificant collision

#### — Test purpose

Verify the correct handling of an insignificant collision during the encoding process. The IUT shall ignore the collision and shall transmit its WUP correctly. Verify that the bit synchronisation is performed correctly. The IUT shall not abort its wakeup transmission after a reception of a low phase of length  $cdWakeupMaxCollision - 5 / 8 \text{ gdBit}$ .

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

#### — Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$  ( $vPOC!State = WAKEUP$ ).
- 2) The LT measures the start of the WUP sent by the IUT. The falling edge of the first WUS is at  $t_1$ .
- 3) At  $t_2 = t_1 + (gdWakeupTxActive + 0,5 * gdWakeupTxIdle) * gdBit / pdMicrotick \pm 0,25 * gdWakeupTxIdle * gdBit / pdMicrotick \mu T$  during the first idle phase of the IUT's WUP, the LT generates two low phases of length  $cdWakeupMaxCollision - 5 / 8 \text{ gdBit}$  interleaved by an idle phase of length  $13 / 8 \text{ gdBit}$  on the wakeup channel  $pWakeupChannel$ .
- 4) It is verified (LT) that the IUT continues WUP generation and that the IUT transmits a correct WUP. The length of the idle phases of the IUT's WUP has to be within the range  $[gdWakeupTxIdle * gdBit - 4 * gdSampleClockPeriod; gdWakeupTxIdle * gdBit + 6 * gdSampleClockPeriod]$ .
- 5) At  $t_3 = t_1 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ , it is verified (UT) that the IUT is in state  $POC:ready$  ( $vPOC!State = READY$ ) and  $vPOC!WakeupStatus = TRANSMITTED$ .

#### — Postamble

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

#### — Pass criteria

The IUT ignores the insignificant collision on the wakeup channel and transmits its WUP correctly.

### 7.5.20 Wakeup listen and permanent noise on available channel(s) longer than $t_{WakeupNoise}$

— **Test purpose**

Verify the wakeup behaviour when channel  $p_{WakeupChannel}$  becomes idle after a low phase on all available channel(s), which lasts until the timer  $t_{WakeupNoise}$  expires. The IUT shall start WUP transmission immediately after channel  $p_{WakeupChannel}$  becomes idle again.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $v_{POC!State} = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $v_{POC!State} = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $v_{POC!State} = READY$ ).

— **Test execution**

- 1) The LT sets all available channel(s) to low at  $t_0$ .
- 2) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_1$  between  $t_0$  and  $t_0 + 0,2 * pd_{ListenTimeout} \mu T$  ( $v_{POC!State} = WAKEUP$ ).
- 3) The LT sets channel  $p_{WakeupChannel}$  to idle at  $t_2 = t_0 + \text{ceil}((g_{ListenNoise} + 1) * pd_{ListenTimeout} * p_{SamplesPerMicrotick} / c_{SamplesPerBit} * c_{SamplesPerBit} / p_{SamplesPerMicrotick} \mu T$ .
- 4) It is verified (LT) that the IUT transmits a correct WUP on channel  $p_{WakeupChannel}$  at  $t_3 = t_2 + (c_{VotingDelay} + c_{StrobeOffset} + cd_{InternalRxDelayMax}) * gd_{SampleClockPeriod} / pd_{Microtick} + (c_{ChannelIdleDelimiter} - 1) * (gd_{Bit} / pd_{Microtick}) + \xi \mu T + (\varphi_{RX} + \varphi_{TX})$  ns.
- 5) It is verified (UT) that the IUT is in state  $POC:ready$  ( $v_{POC!State} = READY$ ) and that  $v_{POC!WakeupStatus} = TRANSMITTED$  at  $t_3 + p_{WakeupPattern} * (gd_{WakeupTxIdle} + gd_{WakeupTxActive}) * gd_{Bit} / pd_{Microtick} + 500 \mu T$  after the UT issued the CHI command WAKEUP.

Figure 92 depicts the wakeup listen and permanent noise on available channel(s) longer than  $t_{WakeupNoise} - DC$ ,  $p_{WakeupChannel} = A$ .




Figure 92 — Wakeup listen and permanent noise on available channel(s) longer than  $t_{WakeupNoise} - DC$ ,  $p_{WakeupChannel} = A$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits a correct WUP with the appropriate delay after the wakeup channel became idle again. The IUT transmits its WUP after a period of  $c_{ChannelIdleDelimiter}$  past the wakeup channel became idle.

**7.5.21 Wakeup listen with Header Interference on both channels**

— **Test purpose**

Verify the recognition of a frame header on the wakeup channel and on the non-wakeup channel during wakeup listen phase.

— **Applicability**

DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $v_{POC!State} = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $v_{POC!State} = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.




- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$  (*vPOC!State = WAKEUP*).
- 2) The LT simulates a frame header of a sync frame in slot 1 (Null frame indicator and sync frame indicator are set to '1', reserved bit, startup frame indicator and payload preamble indicator are set to '0', the frame ID is 1, the payload length is 1, the cycle count 0. The LT has to simulate the header plus the BSS preceding the frame's payload section in order to generate a valid header.) on both channels at  $t_1 = t_0 + 0,9 * pdListenTimeout \pm 0,05 * pdListenTimeout \mu T$ .
- 3) It is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State = READY*) and *vPOC!WakeupStatus = RECEIVED\_HEADER* at  $t_2 = t_0 + 0,95 * pdListenTimeout + (gdTSSTransmitter + 53) * gdBit / pdMicrotick + 500 \mu T$ .
- 4) It is verified (LT) that the IUT does not transmit a WUP on channel *pWakeupChannel* for at least  $(gListenNoise + 1) * pdListenTimeout$  after  $t_1$ .

Figure 93 depicts the wakeup listen with header interference on both channels – *pWakeupChannel = A*.



**Figure 93 — Wakeup listen with header interference on both channels – *pWakeupChannel = A***

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the wakeup process after reception of a frame header.

### 7.5.22 Wakeup listen with symbol interference on both channels

#### — Test purpose

Verify the correct wakeup behaviour after reception of a symbol on the wakeup channel and on the non-wakeup channel during wakeup listen phase.

#### — Applicability

DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

#### — Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$ .
- 2) The LT simulates a valid symbol of length  $gdTSSTransmitter + cdCAS$  on both channels at  $t_1 = t_0 + 0,9 * pdListenTimeout \pm 0,05 * pdListenTimeout \mu T$ .
- 3) It is verified (LT) that the IUT starts to transmit a WUP on channel *pWakeupChannel* at  $t_3 = t_2 + (cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + pdListenTimeout + \xi \mu T + (\varphi_{RX} + \varphi_{TX}) ns$  (with  $t_2 = t_1 + gdTSSTransmitter + cdCAS$ ).
- 4) It is verified (UT) that the IUT is in state *POC:ready* ( $vPOC!State = READY$ ) and that  $vPOC!WakeupStatus = TRANSMITTED$  at  $t_0 + 2 * pdListenTimeout + pWakeupPattern * (gdWakeupTxIdle + gdWakeupTxActive) * gdBit / pdMicrotick + 500 \mu T$ .
- 5) It is verified (LT) that the IUT does not transmit any communication elements on the non-wakeup channel during the test.

Figure 94 depicts the wakeup listen with symbol interference on both channels –  $pWakeupChannel = A$ .




Figure 94 — Wakeup listen with symbol interference on both channels –  $pWakeupChannel = A$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits a correct WUP with the appropriate delay after the wakeup channel became idle again.

**7.5.23 Wakeup listen with symbol interference (SC)**

— **Test purpose**

Verify the interpretation of the listen time-out  $pdListenTimeout$  and noise multiplier  $gListenNoise$  for a wakeup with symbol interference. The IUT shall wait until  $pdListenTimeout * gListenNoise$  expires before it starts WUP transmission, if the channel is permanently disturbed after reception of a symbol.

— **Applicability**

SC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

— Test execution

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$  ( $vPOC!State = WAKEUP$ ).
- 2) The LT simulates a valid symbol of length  $gdTSSTransmitter + cdCAS$  starting at  $t_1 = t_0 + 0,4 * pdListenTimeout \pm 0,05 * pdListenTimeout \mu T$ .
- 3) The LT sets the channel to low at  $t_2 = t_1 + 0,4 * pdListenTimeout \mu T$ .
- 4) The LT sets the channel to idle at  $t_2 + (gListenNoise - 0,5) * pdListenTimeout \mu T$ .
- 5) It is verified (LT) that the IUT starts to transmit a WUP at  $t_3 = t_1 + (cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + (gdTSSTransmitter + cdCAS) * gdBit / pdMicrotick + gListenNoise * pdListenTimeout + \xi \mu T + (\varphi_{RX} + \varphi_{TX}) ns$ .
- 6) It is verified (UT) that the IUT is in state  $POC:ready$  ( $vPOC!State = READY$ ) and that  $vPOC!WakeupStatus = TRANSMITTED$  after the WUP has been transmitted at  $t_3 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ .

Figure 95 depicts the wakeup listen with symbol interference (SC).




Figure 95 — Wakeup listen with symbol interference (SC)

— Postamble

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— Pass criteria

The IUT transmits a correct WUP with the appropriate delay, if a channel has been permanently disturbed after reception of a valid symbol.

#### 7.5.24 WUP with unknown collision during blind

— **Test purpose**

Verify the correct handling of an unspecified collision on the wakeup channel. The IUT shall detect collision depending on the configuration of *gdIgnoreAfterTx*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 272.

**Table 272 — Modification to basic configurations for wakeup – WUP with unknown collision during blind**

Parameter	Modification	
	I	II
<i>gdIgnoreAfterTx</i> [ <i>gdBit</i> ]	0	7

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command *WAKEUP* at  $t_0$  (*vPOC!State* = *WAKEUP*).
- 2) The LT measures the start of the WUP sent by the IUT. The falling edge of the first WUS is at  $t_1$ .
- 3) At  $t_2 = t_1$  (at the beginning of the first low phase) of the IUT's WUP, the LT generates a low phase of length (*gdWakeupTxActive* + *cdWakeupMaxCollision* + 1 *gdBit*) on the wakeup channel *pWakeupChannel*.
- 4) It is verified (LT) that
  - (I) the IUT stops WUP generation, i.e. it is verified (LT) that the IUT does not generate any low phase for at least (*gListenNoise* + 1) \* *pdListenTimeout* after the end of the 1<sup>st</sup> transmitted WUS (rising edge of *TxD*).
  - (II) the IUT continues WUP generation and that the IUT transmits a correct WUP.
- 5) (I) At  $t_3 = t_2 + (\textit{gdWakeupTxActive} + \textit{cdWakeupMaxCollision}) * \textit{gdBit} / \textit{pdMicrotick} + \textit{pdListenTimeout} \mu\text{T} + 500 \mu\text{T}$ , it is verified (UT) that the IUT is in state *POC:ready* (*vPOC!State* = *READY*) and *vPOC!WakeupStatus* = *COLLISION\_UNKNOWN*.

(II) At  $t_3 = t_1 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ , it is verified (UT) that the IUT is in state *POC:ready* ( $vPOC!State = READY$ ) and  $vPOC!WakeupStatus = TRANSMITTED$ .

Figure 96 depicts the WUP with unknown collision during blind.




Figure 96 — WUP with unknown collision during blind

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT recognizes or ignores the collision on the wakeup channel during WUP transmission, depending on the configuration parameter *gdIgnoreAfterTx*.

### 7.5.25 WUP with insignificant collision during blind

— **Test purpose**

Verify the correct handling of an insignificant collision during the encoding process. The IUT shall ignore the collision and shall transmit its WUP correctly. Verify that the bit synchronisation is performed correctly. The IUT shall not abort its wakeup transmission after reception of a low phase of length  $cdWakeupMaxCollision - 5 / 8 gdBit$ .

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 273.

**Table 273 — Modification to basic configurations for wakeup – WUP with insignificant collision during blind**

Parameter	Modification	
	I	II
<i>gdIgnoreAfterTx [gdBit]</i>	0	7

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).

— **Test execution**

- 1) The UT triggers the wakeup process with the CHI command WAKEUP at  $t_0$  ( $vPOC!State = WAKEUP$ ).
- 2) The LT measures the start of the WUP sent by the IUT. The falling edge of the first WUS is at  $t_1$ .
- 3) At  $t_2 = t_1 + gdWakeupTxActive * gdBit / pdMicrotick \mu T$  (at the beginning of the first idle phase) of the IUT's WUP, the LT generates a low phase of length  $cdWakeupMaxCollision - 5 / 8 gdBit$  on the wakeup channel *pWakeupChannel*.
- 4) It is verified (LT) that the IUT continues WUP generation and that the IUT transmits a correct WUP.
- 5) At  $t_3 = t_1 + pWakeupPattern * (gdWakeupTxActive + gdWakeupTxIdle) * gdBit / pdMicrotick + 500 \mu T$ , it is verified (UT) that the IUT is in state *POC:ready* ( $vPOC!State = READY$ ) and  $vPOC!WakeupStatus = TRANSMITTED$ .

Figure 97 depicts the WUP with insignificant collision during blind.




Figure 97 — WUP with insignificant collision during blind

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT ignores the insignificant collision on the wakeup channel and transmits its WUP correctly.

**7.6 Startup**

**7.6.1 Coldstart listen**

**7.6.1.1 Channel idle**

— **Test purpose**

Verify correct behaviour of the IUT when idle is received during *POC:coldstart listen* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.



- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 3) It is verified (LT) that the IUT sends a CAS (low phase of length  $gdTSSTransmitter + cdCAS$ ) starting  $pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick \pm 0,05 * pdListenTimeout$   $\mu$ T after the UT has initiated the startup procedure via CHI command RUN. It is also verified (LT) that the TxEN output and the TxD output become low simultaneously, that TxEN becomes high after a low period of  $gdTSSTransmitter + cdCAS$  and that TxD becomes high after a low period of  $gdTSSTransmitter + cdCAS + cdStaggerDelay$ .
- 4) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*) after  $t = (500 - cdCASActionPointOffset * gdMacrotick / pdMicrotick)$   $\mu$ T ( $t > 0$ ) after the CAS has been started in the previous test step.

Figure 98 depicts the channel idle in *POC:coldstart listen*.




Figure 98 — Channel idle in *POC:coldstart listen*

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and passes through the *POC:coldstart listen* state and reaches *POC:coldstart collision resolution* state.

**7.6.1.2 Permanent noise on single channel**

— **Test purpose**

Verify correct behaviour of the IUT when permanent noise is received during *POC:coldstart listen* state on a single communication channel. Verify the correct behaviour of the coldstart noise flag.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 274.

**Table 274 — Modification to basic configurations for coldstart listen – permanent noise on single channel**

Parameter	Modification
<i>gListenNoise</i>	8

The IUT is configured as coldstarter sending startup frames in slot 1.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 µT after the CHI command CONFIG\_COMPLETE.

— **Test execution**

- 1) The LT starts to generate noise (low phase) (a) on channel A and (b) on channel B latest  $2\,000 - 2 * cChannelIdleDelimiter * gdBit / pdMicrotick$  µT after the CHI command ALLOW\_COLDSTART.
- 2) The UT initiates the startup procedure with the CHI command RUN 2 000 µT after the CHI command ALLOW\_COLDSTART.
- 3) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) and that the coldstart noise flag is reset (*vPOC!ColdstartNoise = false*) 2 500 µT after the CHI command RUN.
- 4) The LT ends noise generation (a) on channel A and (b) on channel B (*gListenNoise - 0,5*) \* *pdListenTimeout ± 0,05 \* pdListenTimeout* µT after at the CHI command RUN.
- 5) It is verified (LT) that the IUT sends a CAS  $gListenNoise * pdListenTimeout + cdCASAActionPointOffset * gdMacroTick / pdMicrotick ± 0,05 * pdListenTimeout$  µT after the UT has initiated the startup procedure via CHI command RUN.

- 6) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$  after  $t = (500 - cdCASActionPointOffset * gdMacroTick / pdMicroTick) \mu T$  ( $t > 0$ ) after the CAS has been started in the previous test step.
- 7) The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 8) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 9) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is set ( $vPOC!ColdstartNoise = true$ ).

Figure 99 depicts the permanent noise on single channel in *POC:coldstart listen* – permanent noise on channel A.




Figure 99 — Permanent noise on single channel in *POC:coldstart listen* – permanent noise on channel A

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The IUT sends CAS and passes through the *POC:coldstart collision resolution* state. The coldstart noise flag is set accordingly.

### 7.6.1.3 Permanent and intermittent noise

#### — Test purpose

Verify correct behaviour of the IUT when noise is received during *POC:coldstart listen* state on both channels.

#### — Applicability

DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 275.

**Table 275 — Modification to basic configurations for coldstart listen – permanent and intermittent noise**

Parameter	Modification
<i>gListenNoise</i>	8

The IUT is configured as coldstarter sending startup frames in slot 1 on both channels.

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 µT after the CHI command CONFIG\_COMPLETE.

— **Test execution**

- 1) The LT starts to generate noise (low phase) (a) on channel A and (b) on channel B latest  $2\,000 - 2 * cChannelIdleDelimiter * gdBit / pdMicrotick$  µT after the CHI command ALLOW\_COLDSTART.
- 2) The UT initiates the startup procedure with the CHI command RUN 2 000 µT after the CHI command ALLOW\_COLDSTART.
- 3) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 µT after the CHI command RUN.
- 4) The LT generates noise (low phase of length  $10 * gdBit$  starting  $0,5 * pdListenTimeout$  after the CHI command RUN) (a) on channel B and (b) on channel A.
- 5) The LT ends noise generation (a) on channel A and (b) on channel B ( $gListenNoise - 0,5) * pdListenTimeout \pm 0,05 * pdListenTimeout$  µT after at the CHI command RUN.
- 6) It is verified (LT) that the IUT sends a CAS  $pdListenTimeout * gListenNoise + cdCASAActionPointOffset * gdMacrotick / pdMicrotick \pm 0,05 * pdListenTimeout$  µT after the UT has initiated the startup procedure via CHI command RUN.
- 7) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*) after  $t = (500 - cdCASAActionPointOffset * gdMacrotick / pdMicrotick)$  µT ( $t > 0$ ) after the CAS has been started in the previous test step.
- 8) The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 9) In cycle 5, 500 µT after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is not set (*vPOC!ColdstartNoise = false*).
- 10) In cycle 6, 500 µT after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State = NORMAL\_ACTIVE*).

11) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is set ( $vPOC!ColdstartNoise = true$ ).

Figure 100 depicts the permanent and intermittent noise in *POC:coldstart listen* – permanent noise on channel B.



**Figure 100 — Permanent and intermittent noise in *POC:coldstart listen* – permanent noise on channel B**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and passes through the *POC:coldstart collision resolution* state. The coldstart noise flag is set accordingly.

**7.6.1.4 Permanent noise on available channel(s) longer than *tStartupNoise***

— **Test purpose**

Verify correct behaviour of the IUT when noise is received during *POC:coldstart listen* state on all available channel(s) ending after the timer *tStartupNoise* expired.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 276.

**Table 276 — Modification to basic configurations for coldstart listen – permanent noise on available channel(s) longer than *tStartupNoise***

Parameter	Modification
<i>gListenNoise</i>	8

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 2) It is verified (UT) that the IUT is in the  $POC:coldstart\ listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 3) The LT generates noise (low phase of length  $\text{ceil}(pdListenTimeout * (gListenNoise + 1) * pSamplesPerMicrotick / cSamplesPerBit) * cSamplesPerBit / pSamplesPerMicrotick$   $\mu$ T during the  $POC:coldstart\ listen$  state) on all available channel(s) starting  $0,5 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command RUN.
- 4) It is verified (LT) that the IUT sends a CAS ( $cVotingDelay + cStrobeOffset + cdInternalRxDelayMax$ ) \*  $gdSampleClockPeriod / pdMicrotick$  +  $(cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi$   $\mu$ T +  $(\phi_{RX} + \phi_{TX})$  ns after the LT has stopped noise generation.
- 5) It is verified (UT) that the IUT is in the  $POC:coldstart\ collision\ resolution$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$ ) after  $t = (500 - cdCASActionPointOffset * gdMacrotick / pdMicrotick)$   $\mu$ T ( $t > 0$ ) after the CAS has been started in the previous test step.
- 6) The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 7) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the  $POC:normal\ active$  state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 8) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is set ( $vPOC!ColdstartNoise = true$ ).
- 9) In slot 3 of cycle 7, the UT issues the CHI command IMMEDIATE\_READY.
- 10) It is verified (UT) that the IUT is in the  $POC:ready$  state ( $vPOC!State = READY$ ) and that the coldstart noise flag is set ( $vPOC!ColdstartNoise = true$ ) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY.
- 11) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART.
- 12) The UT initiates the startup procedure with the CHI command RUN.
- 13) It is verified (UT) that the IUT is in the  $POC:coldstart\ listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) and that the coldstart noise flag is reset ( $vPOC!ColdstartNoise = false$ ) 2 500  $\mu$ T after the CHI command RUN.

- 14) It is verified (LT) that the IUT sends a CAS  $pdListenTimeout + cdCASActionPointOffset * gdMacroTICK / pdMicroTICK \pm 0,05 * pdListenTimeout \mu T$  after the UT has initiated the startup procedure via CHI command RUN.
- 15) The LT simulates startup frames in slot 2 of cycles 4 to 6 during the second startup.
- 16) In cycle 6 of the second startup, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 17) In cycle 6 of the second startup, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is reset ( $vPOC!ColdstartNoise = false$ ).

Figure 101 depicts the permanent noise on available channel(s) longer than  $tStartupNoise$ .




Figure 101 — Permanent noise on available channel(s) longer than  $tStartupNoise$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and passes through the *POC:coldstart collision resolution* state. The coldstart noise flag is set accordingly.

**7.6.1.5 Permanent noise on available channel(s) shorter than  $tStartupNoise$**

— **Test purpose**

Verify correct behaviour of the IUT when noise is received during *POC:coldstart listen* state on all available channel(s) ending before the timer  $tStartupNoise$  expires.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 277.

**Table 277 — Modification to basic configurations for coldstart listen – permanent noise on available channel(s) shorter than tStartupNoise**

Parameter	Modification		
	I	II	III
<i>gListenNoise</i>	2	8	16

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 µT after the CHI command CONFIG\_COMPLETE.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000 µT after the CHI command ALLOW\_COLDSTART.
- 2) The LT generates noise (low phase of length  $pdListenTimeout * (gListenNoise - 1)$  during the *POC:coldstart listen* state) on all available channel(s) 2 000 µT after the CHI command RUN.
- 3) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 µT after the CHI command RUN.
- 4) It is verified (LT) that the IUT sends a CAS  $pdListenTimeout * gListenNoise + cdCASAActionPointOffset * gdMacrotick / pdMicrotick \pm 0,05 * pdListenTimeout$  µT after the UT has initiated the startup procedure via CHI command RUN.
- 5) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*) after  $t = (500 - cdCASAActionPointOffset * gdMacrotick / pdMicrotick)$  µT ( $t > 0$ ) after the CAS has been started in the previous test step.
- 6) The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 7) In cycle 6, 500 µT after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State = NORMAL\_ACTIVE*).
- 8) In cycle 6, 500 µT after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is set (*vPOC!ColdstartNoise = true*).



Figure 102 depicts the permanent noise on available channel(s) shorter than  $t_{StartupNoise}$ .




Figure 102 — Permanent noise on available channel(s) shorter than  $t_{StartupNoise}$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and passes through the *POC:coldstart collision resolution* state. The coldstart noise flag is set accordingly.

7.6.1.6 CE start

— **Test purpose**

Verify correct behaviour of the IUT when CE start is recognized during *POC:coldstart listen* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 278.

Table 278 — Modification to basic configurations coldstart listen – for CE start

Parameter	Modification
<i>gListenNoise</i>	8

The IUT is configured as coldstarter sending startup frames in slot 1 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.


- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 μT after the CHI command CONFIG\_COMPLETE.

— **Test execution**

For dual channel test execution the test has to be performed in three instances. The LT generates a CE start for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000 μT after the CHI command ALLOW\_COLDSTART.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 μT after the CHI command RUN.
- 3) The LT generates a CE start (low phase of length  $10 * gdBit$  during the *POC:coldstart listen* state) on the selected channel before *pdListenTimeout / 2* expires.
- 4) It is verified (LT) that the IUT sends a CAS ( $cVotingDelay + cStrobeOffset + cdInternalRxDelayMax * gdSampleClockPeriod / pdMicrotick + pdListenTimeout + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx})$  ns after the end of the noise.
- 5) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*) after  $t = (500 - cdCASActionPointOffset * gdMacrotick / pdMicrotick) \mu T$  ( $t > 0$ ) after the CAS has been started in the previous test step.
- 6) The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 7) In cycle 6, 500 μT after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State = NORMAL\_ACTIVE*).
- 8) In cycle 6, 500 μT after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is reset (*vPOC!ColdstartNoise = false*).

Figure 103 depicts the CE start in *POC:coldstart listen* – low phase on channel A.



**Figure 103 — CE start in *POC:coldstart listen* – low phase on channel A**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and passes through the *POC:coldstart collision resolution* state. The coldstart noise flag is set accordingly.

**7.6.1.7 Header reception (SC)**

— **Test purpose**

Verify correct behaviour of the IUT when a header is received during *POC:coldstart listen* state.

— **Applicability**

SC.

— **Configuration**

All basic configurations using the modifications as listed in Table 279.

**Table 279 — Modification to basic configurations for coldstart listen – header reception (SC)**

Parameter	Modification
<i>gListenNoise</i>	8

The IUT is configured as coldstarter sending startup frames in slot 1.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 µT after the CHI command CONFIG\_COMPLETE.

— **Test execution**

- 1) The UT initiates the startup procedure at  $t_0$  with the CHI command RUN 2 000 µT after the CHI command ALLOW\_COLDSTART.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 µT after the CHI command RUN.
- 3) The LT generates a header of a sync frame in slot 2 (null frame indicator and sync frame indicator are set to '1', reserved bit, startup frame indicator and payload preamble indicator are set to '0', the payload length is 1, the cycle count 0) starting at  $t_1 = t_0 + (0,5 \pm 0,05) * pdListenTimeout$ , followed by

- (a) a low phase of length  $(gListenNoise - 1) * pdListenTimeout$  starting at  $t_2 = t_0 + (0,8 \pm 0,05) * pdListenTimeout$ .
- (b) a low phase of length  $gListenNoise * pdListenTimeout$  starting at  $t_2 = t_0 + (0,8 \pm 0,05) * pdListenTimeout$ .

The LT has to simulate the header plus the BSS preceding the frame's payload section in order to generate a valid header. The length of the frame header is  $(gdTSSTransmitter + cdFSS + cdBSS + 5 * 10) * gdBit / pdMicrotick \mu T$ .

- 4) It is verified (LT) that the IUT
  - (a) sends a CAS  $(cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + gListenNoise * pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx})$  ns after the falling edge of the LT's final BSS.
  - (b) sends a CAS  $(cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx})$  ns after the rising edge of the low phase.
- 5) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_COLLISION_RESOLUTION$ ) after  $t = (500 - cdCASActionPointOffset * gdMacrotick / pdMicrotick) \mu T$  ( $t > 0$ ) after the CAS has been started in the previous test step.
- 6) The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 7) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).
- 8) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is set ( $vPOC!ColdstartNoise = true$ ).

Figure 104 depicts the header reception (SC) in *POC:coldstart listen*.




Figure 104 — Header reception (SC) in *POC:coldstart listen*

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and passes through the POC:coldstart collision resolution state. The coldstart noise flag is set accordingly.

**7.6.1.8 CAS reception (SC)**

— **Test purpose**

Verify correct behaviour of the IUT when CAS is received during *POC:coldstart listen* state.

— **Applicability**

SC.

— **Configuration**

All basic configurations using the modifications as listed in Table 280.

**Table 280 — Modification to basic configurations for coldstart listen – CAS reception (SC)**

Parameter	Modification
<i>gListenNoise</i>	8

The IUT is configured as coldstarter sending startup frames in slot 1.

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 µT after the CHI command CONFIG\_COMPLETE.

— **Test execution**

- 1) The UT initiates the startup procedure at  $t_0$  with the CHI command RUN 2 000 µT after the CHI command ALLOW\_COLDSTART.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 µT after the CHI command RUN.
- 3) The LT generates a CAS starting at  $t_1 = t_0 + (0,5 \pm 0,05) * pdListenTimeout$  followed by
  - (a) a low phase of length  $(gListenNoise - 1) * pdListenTimeout$  starting  $t_2 = t_0 + (0,8 \pm 0,05) * pdListenTimeout$ .
  - (b) a low phase of length  $gListenNoise * pdListenTimeout$  starting at  $t_2 = t_0 + (0,8 \pm 0,05) * pdListenTimeout$ .

- 4) It is verified (LT) that the IUT
  - (a) sends a CAS  $(cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + gListenNoise * pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx})$  ns after the end of LT's CAS on the selected channel.
  - (b) sends a CAS  $(cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx})$  ns after the rising edge of the low phase.
- 5) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_COLLISION_RESOLUTION$ ) after  $t = (500 - cdCASActionPointOffset * gdMacrotick / pdMicrotick) \mu T$  ( $t > 0$ ) after the CAS has been started in the previous test step.
- 6) The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 7) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 8) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is set ( $vPOC!ColdstartNoise = true$ ).

Figure 105 depicts the CAS reception (SC) in *POC:coldstart listen*.



**Figure 105 — CAS reception (SC) in *POC:coldstart listen***

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and passes through the *POC:coldstart collision resolution* state. The coldstart noise flag is set accordingly.

### 7.6.1.9 Startup frame reception

#### — Test purpose

Verify correct behaviour of the IUT when startup frame is received during *POC:coldstart listen* state. Noise and CAS before the startup frame shall not disturb the reception of the startup frame.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 281.

**Table 281 — Modification to basic configurations for coldstart listen – startup frame reception**

Parameter	Modification
<i>pKeySlotID</i>	2

The IUT is configured to send startup frames in slot 2 on the available channel(s).

#### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.

#### — Test execution


The LT simulates the leading coldstarter for this test.

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 3) The LT simulates
  - (a) idle.
  - (b) low phase of length  $1 * gdBit$ , followed by a high phase of length  $4 * gdBit$ , followed by a CAS, starting  $0,4 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command RUN.

- (c) low phase of length  $1 * gdBit$ , followed by a high phase of length  $1 * gdBit$ , followed by a CAS, starting  $0,4 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command RUN.
- 4) The LT simulates a startup frame with frame ID set to 1 and cycle count set to 0 during the *POC:coldstart listen* state starting  $0,5 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command RUN.
- 5) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE_SCHEDULE$ )  $gdStaticSlot * gdMacroTICK / pdMicroTICK \mu T$  after the LT has applied the frame in previous test step.

Figure 106 depicts the startup frame reception in *POC:coldstart listen* – startup frame on channel A.



- a) see test execution 3) (a)
- b) see test execution 3) (b)
- c) see test execution 3) (c)

**Figure 106 — Startup frame reception in *POC:coldstart listen* – startup frame on channel A**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters *POC:initialize schedule* state after reception of a valid even startup frame while in *POC:coldstart listen* state.

**7.6.1.10 Header reception (DC)**

— **Test purpose**

Verify correct behaviour of the IUT when a header is received during *POC:coldstart listen* state.

— **Applicability**

DC.



— **Configuration**

All basic configurations using the modifications as listed in Table 282.

**Table 282 — Modification to basic configurations for coldstart listen – header reception (DC)**

Parameter	Modification
<i>gListenNoise</i>	8

The IUT is configured as coldstarter sending startup frames in slot 1.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 µT after the CHI command CONFIG\_COMPLETE.

— **Test execution**


Differing from the general dual channel execution, channel A and channel B have to be stimulated unequally. The test has to be performed in two instances. For instance 1 the selected channel is A and for instance 2 the selected channel is B.

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000 µT after the CHI command ALLOW\_COLDSTART.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 µT after the CHI command RUN.
  - (a) The LT generates a header of a sync frame with the frame ID 2 (null frame indicator and sync frame indicator are set to '1', reserved bit, startup frame indicator and payload preamble indicator are set to '0', the payload length is 1, the cycle count 0) on the selected channel and a low phase of length  $gListenNoise * pdListenTimeout$  on the other channel starting  $0,5 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command RUN.
  - (b) The LT generates noise (low phase of length *cdCAS*) starting  $0,5 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command RUN followed by a header of a sync frame in slot 2 (null frame indicator and sync frame indicator are set to '1', reserved bit, startup frame indicator and payload preamble indicator are set to '0', the payload length is 1, the cycle count 0) starting  $gListenNoise * pdListenTimeout - 0,5 * (gdTSSTransmitter + 53) * gdBit / pdMicrotick \pm 0,45 * (gdTSSTransmitter + 53) * gdBit / pdMicrotick$  after the noise on the selected channel and a low phase of length  $2 * gListenNoise * pdListenTimeout$  starting  $0,5 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command RUN on the other channel.

The LT has to simulate the header plus the BSS preceding the frame's payload section in order to generate a valid header. The length of the frame header is  $(gdTSSTransmitter + 1 (FSS) + 50 (5 header bytes including BSS) + 2 (BSS preceding the frame's payload section)) * gdBit / pdMicrotick$  µT.

- 3) It is verified (LT) that the IUT sends a CAS ( $cVotingDelay + cStrobeOffset + cdInternalRxDelayMax$ ) \*  $gdSampleClockPeriod / pdMicrotick + gListenNoise * pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx})$  ns after the falling edge of the LT's final BSS.
- 4) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_COLLISION_RESOLUTION$ ) after  $t = (500 - cdCASActionPointOffset * gdMacrotick / pdMicrotick) \mu T$  ( $t > 0$ ) after the CAS has been started in the previous test step.
- 5) The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 6) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).
- 7) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is set ( $vPOC!ColdstartNoise = true$ ).

Figure 107 depicts the header reception (DC) in *POC:coldstart listen* – frame header on channel A.



**Figure 107 — Header reception (DC) in *POC:coldstart listen* – frame header on channel A**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and passes through the *POC:coldstart collision resolution* state. The coldstart noise flag is set accordingly.

**7.6.1.11 CAS reception (DC)**

— **Test purpose**

Verify correct behaviour of the IUT when CAS is received during *POC:coldstart listen* state.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 283.

**Table 283 — Modification to basic configurations for coldstart listen – CAS reception (DC)**

Parameter	Modification
<i>gListenNoise</i>	8

The IUT is configured as coldstarter sending startup frames in slot 1.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command *ALLOW\_COLDSTART* 2 000 µT after the CHI command *CONFIG\_COMPLETE*.


— **Test execution**

Differing from the general dual channel execution, channel A and channel B have to be stimulated unequally. The test has to be performed in two instances. For instance 1 the selected channel is A and for instance 2 the selected channel is B.

- 1) The UT initiates the startup procedure with the CHI command *RUN* 2 000 µT after the CHI command *ALLOW\_COLDSTART*.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_LISTEN*) 2 500 µT after the CHI command *RUN*.
- 3) The LT generates:
  - (a) a CAS on the selected channel and a low phase of length  $gListenNoise * pdListenTimeout$  on the other channel starting  $0,5 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command *RUN* and
  - (b) noise (low phase of length *cdCAS*) starting  $0,5 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command *RUN* followed by a CAS starting  $gListenNoise * pdListenTimeout - 0,5 * (gdTSSTransmitter + cdCAS) * gdBit / pdMicrotick \pm 0,45 * (gdTSSTransmitter + cdCAS) * gdBit / pdMicrotick$  after the noise on the selected channel and a low phase of length  $2 * gListenNoise * pdListenTimeout$  starting  $0,5 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command *RUN* on the other channel.
- 4) It is verified (LT) that the IUT sends a CAS ( $cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + gListenNoise * pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx})$  ns after the end of LT's CAS on the selected channel.

- 5) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$ ) after  $t = (500 - cdCASActionPointOffset * gdMacrotick / pdMicrotick) \mu T$  ( $t > 0$ ) after the CAS has been started in the previous test step.
- 6) The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 7) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 8) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the coldstart noise flag is set ( $vPOC!ColdstartNoise = true$ ).

Figure 108 depicts the CAS reception (DC) in *POC:coldstart listen* – LT's CAS on channel A.



**Figure 108 — CAS reception (DC) in *POC:coldstart listen* – LT's CAS on channel A**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and passes through the *POC:coldstart collision resolution* state. The coldstart noise flag is set accordingly.

**7.6.1.12 Late integration into running cluster: following coldstarter**

— **Test purpose**

Verify correct behaviour of the IUT as following coldstarter when startup frames are received during *POC:coldstart listen* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 284.

**Table 284 — Modification to basic configurations for coldstart listen – late integration into running cluster: following coldstarter**

Parameter	Modification
<i>pKeySlotID</i>	2

The IUT is configured to send startup frames in slot 2 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000µT after the CHI command CONFIG\_COMPLETE.


— **Test execution**

The LT simulates a running cluster.


For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) 2 000µT after CHI command ALLOW\_COLDSTART, the LT simulates startup frames in slots 1 and 3 of the cycle 0 to 8.
- 2) The UT initiates the startup procedure with the CHI command RUN:
  - (a) In cycle 7 after the startup frame in slot 3.
  - (b) In cycle 6 after the startup frame in slot 3
- 3) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*):
  - (a) 2 500 µT after the CHI command RUN.
  - (b) 2 500 µT after the CHI command RUN and  $gdStaticSlot * gdMacrotick / pdMicrotick$  µT after the startup frame in slot 3 in cycle 7.
- 4) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*) 500 µT after the start of slot 2 and before slot 3 in cycle 8.

Figure 109 depicts the late integration into running cluster following coldstarter – startup frames on channel A.



a) Following coldstarter in cycle 7



b) Following coldstarter in cycle 6

Figure 109 — Late integration into running cluster following coldstarter – startup frames on channel A

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters *POC:initialize schedule* state after reception of a valid even startup frame while in *POC:coldstart listen* state.

### 7.6.1.13 Late integration into running cluster: integrating node

#### — Test purpose

Verify correct behaviour of the IUT as integrating node when startup frames are received during *POC:integration listen* state.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 285.

**Table 285 — Modification to basic configurations for coldstart listen – late integration into running cluster: integrating node**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false
<i>pKeySlotID</i>	2

#### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).

#### — Test execution

The LT simulates a running cluster.


For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) 2 000µT after CHI command CONFIG\_COMPLETE, the LT simulates startup frames in slots 1 and 3 of the cycle 0 to 8.
- 2) The UT initiates the startup procedure with the CHI command RUN:
  - (a) In cycle 7 after the startup frame in slot 3.
  - (b) In cycle 6 after the startup frame in slot 3
- 3) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*):
  - (a) 2 500 µT after the CHI command RUN


(b) 2 500  $\mu\text{T}$  after the CHI command RUN and  $gdStaticSlot * gdMacroTick / pdMicrotick \mu\text{T}$  after the startup frame in slot 3 in cycle 7.

4) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ) 500  $\mu\text{T}$  after the start of slot 2 and before slot 3 in cycle 8.

Figure 110 depicts the late integration into running cluster integrating node – startup frames on channel A.



a) Integrating node in cycle 7



b) Integrating node in cycle 6

Figure 110 — Late integration into running cluster integrating node – startup frames on channel A

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— Pass criteria

The IUT enters *POC:initialize schedule* state after reception of a valid even startup frame while in *POC:integration listen* state.



#### 7.6.1.14 Late integration into running cluster: WUDOP reception

##### — Test purpose

Verify correct behaviour of the IUT when startup frames are received during *POC:coldstart listen* state and a WUDOP is received in the symbol window of the first cycle when the IUT is in *POC:initialize schedule state*.

##### — Applicability

SC, DC.

##### — Configuration

All basic configurations using the modifications as listed in Table 286.

**Table 286 — Modification to basic configurations for coldstart listen – late integration into running cluster: WUDOP reception**

Parameter	Modification
<i>pKeySlotID</i>	2

The IUT is configured to send startup frames in slot 2 on the available channel(s).

##### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000µT after the CHI command CONFIG\_COMPLETE.

##### — Test execution

The LT simulates a leading coldstarter for this test.

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a CAS 2 000 µT after CHI command ALLOW\_COLDSTART.
- 2) The LT simulates startup frames in slot 1 of the cycle 0 to 8, and in slot 3 of the cycle 4 to 8.
- 3) The UT initiates the startup procedure with the CHI command RUN in cycle 6 after the LT has applied the startup frame in slot 3.
- 4) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 µT after the CHI command RUN and  $gdStaticSlot * gdMacroTICK / pdMicroTICK$  µT after the LT has applied the startup frame in slot 3 in cycle 7.

- 5) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ) 500  $\mu$ T after the start of slot 2 and before slot 3 in cycle 8.
- 6) The LT simulates a WUDOP in the symbol window of cycle 8, starting at the symbol window action point.
- 7) It is verified (UT) that the wakeup pattern received indicator in the wakeup and startup status of the respective channel(s) is set 500  $\mu$ T after the LT has finished transmitting the WUDOP.

Figure 111 depicts the late integration into running cluster reception – WUDOP during *POC:initialize schedule*.




Figure 111 — Late integration into running cluster reception – WUDOP during *POC:initialize schedule*

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters *POC:initialize schedule* state after reception of a valid even startup frame while in *POC:coldstart listen* state, and sets the wakeup pattern received indicator in the wakeup and startup status after reception of a WUDOP.

### 7.6.1.15 Late integration into running cluster: WUDOP reception and command IMMEDIATE\_READY

#### — Test purpose

Verify correct behaviour of the IUT when startup frames are received during *POC:coldstart listen* state, a WUDOP is received in the symbol window of the first cycle when the IUT is in *POC:initialize schedule* and shortly before the WUDOP, the CHI command IMMEDIATE\_READY is initiated.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 287.

**Table 287 — Modification to basic configurations for coldstart listen – late integration into running cluster: WUDOP reception and command IMMEDIATE\_READY**

Parameter	Modification
<i>pKeySlotID</i>	2

The IUT is configured to send startup frames in slot 2 on the available channel(s).

#### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000µT after the CHI command CONFIG\_COMPLETE.

#### — Test execution


The LT simulates a leading coldstarter for this test.

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a CAS 2 000 µT after CHI command ALLOW\_COLDSTART.
- 2) The LT simulates startup frames in slot 1 of the cycle 0 to 8, and in slot 3 of the cycle 4 to 8.
- 3) The UT initiates the startup procedure with the CHI command RUN in cycle 6 after the LT has applied the startup frame in slot 3.
- 4) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 µT after the CHI command RUN and  $gdStaticSlot * gdMacroTICK / pdMicroTICK$  µT after the LT has applied the startup frame in slot 3 in cycle 7.

- 5) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ) 500  $\mu T$  after the start of slot 2 and before slot 3 in cycle 8.
- 6) The UT issues the CHI command *IMMEDIATE\_READY*, 1500  $\mu T$  before the symbol window action point of cycle 8.
- 7) The LT simulates a WUDOP in the symbol window of cycle 8, starting at the symbol window action point.
- 8) 2 500  $\mu T$  after the CHI command *IMMEDIATE\_READY*, it is verified (UT) that the IUT has entered the *POC:ready state* ( $vPOC!State = READY$  and  $vPOC!StartupState = UNDEFINED$ ), that  $vPOC!CHIHaltRequest = false$ ,  $vPOC!CHIReadyRequest = false$  and that the slot mode is  $vPOC!SlotMode = ALL$ .
- 9) It is verified (UT) that the wakeup pattern received indicator in the wakeup and startup status of the respective channel(s) is set 500  $\mu T$  after the LT has finished transmitting the WUDOP.

Figure 112 depicts the late integration into running cluster WUDOP reception and command *IMMEDIATE\_READY*.



**Figure 112 — Late integration into running cluster WUDOP reception and command *IMMEDIATE\_READY***

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command *FREEZE*.

— **Pass criteria**

The IUT enters *POC:initialize schedule* state after reception of a valid even startup frame while in *POC:coldstart listen* state, and sets the wakeup pattern received indicator in the wakeup and startup status after reception of a WUDOP.

**7.6.2 Coldstart collision resolution**

**7.6.2.1 Channel idle**

— **Test purpose**

Verify correct behaviour of the IUT when idle is received during *POC:coldstart collision resolution* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.

— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*) after  $t = (500 - cdCASActionPointOffset * gdMacroTICK / pdMicroTICK)$   $\mu$ T ( $t > 0$ ) after the CAS has been started in the previous test step.
- 2) It is verified (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 6.
- 3) In cycle 4, 500  $\mu$ T after cycle start and before cycle end, and in cycle 5, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).
- 4) The LT simulates startup frames in slot 2 of cycles 4 to 6.

5) In cycle 6, 500 µT after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active state* ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 113 depicts the channel idle in *POC:coldstart collision resolution*.



**Figure 113 — Channel idle in POC:coldstart collision resolution**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and startup frames accordingly and enters the correct states.

**7.6.2.2 Header reception**

— **Test purpose**

Verify correct behaviour of the IUT when a header is received during *POC:coldstart collision resolution* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 288.

**Table 288 — Modification to basic configurations for coldstart collision resolution – header reception**

Parameter	Modification
<i>pKeySlotID</i>	2
<i>gColdstartAttempts</i>	3

The IUT is configured as coldstarter sending startup frames in slot 2 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).

- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.


#### — Test execution

The LT sends a header before the end of cycle  $n = 0, 1, 2$  and 3. For dual channel test execution the test has to be performed in three instances. For dual channel test execution, the LT generates the header for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*) after  $t = (500 - cdCASActionPointOffset * gdMacrotick / pdMicrotick) \mu T$  ( $t > 0$ ) after the IUT has started CAS transmission and that the *vRemainingColdstartAttempts = 2*.
- 2) It is verified (LT) that the IUT sends a startup frame in slot 2 of cycles 0 to  $n$ .
- 3) The LT simulates a header of a sync frame with frame ID set to 1 (null frame indicator and sync frame indicator are set to '1', reserved bit, startup frame indicator and payload preamble indicator are set to '0', the payload length is 1, the cycle count 0) starting  $2 * gdStaticSlot$  after the IUT's frame in cycle  $n$  on the selected channel. The LT has to simulate the header plus the BSS preceding the frame's payload section in order to generate a valid header.
- 4) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) and that the coldstart abort indicator is true after  $(gdTSSTransmitter + cdFSS + cdBSS + 5 * 10) * gdBit / pdMicrotick + 500 \mu T$  after the LT has started the header transmission in the previous step.
- 5) It is verified (LT) that the IUT sends a CAS ( $cVotingDelay + cStrobeOffset + cdInternalRxDelayMax) * gdSampleClockPeriod / pdMicrotick + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx})$  ns after the LT's final BSS.
- 6) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*) after  $t = (500 - cdCASActionPointOffset * gdMacrotick / pdMicrotick) \mu T$  ( $t > 0$ ) after the CAS has been started in the previous test step and that the *vRemainingColdstartAttempts = 1*.
- 7) It is verified (LT) that the IUT sends startup frames in slot 2 of cycles 0 to 6.
- 8) In cycle 4, 500  $\mu$ T after cycle start and before cycle end, and in cycle 5, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).
- 9) The LT simulates startup frames in slot 1 of cycles 4 to 6.

10) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active state* ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 114 depicts the header reception in *POC:coldstart collision resolution* – header on channel A and  $n = 0$ .



**Figure 114 — Header reception in *POC:coldstart collision resolution* – header on channel A and  $n = 0$**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and startup frames accordingly and enters the correct states. The IUT aborts the first startup attempt when it receives a frame header while in *POC:coldstart collision resolution* state.

**7.6.2.3 CAS reception**

— **Test purpose**

Verify correct behaviour of the IUT when a CAS is received during *POC:coldstart collision resolution* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 289.

**Table 289 — Modification to basic configurations for coldstart collision resolution – CAS reception**

Parameter	Modification
<i>pKeySlotID</i>	2
<i>gColdstartAttempts</i>	3

The IUT is configured as coldstarter sending startup frames in slot 2 on the available channel(s).



— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the  $POC:coldstart listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.

— **Test execution**

The LT sends a CAS before the end of cycle  $n = 0, 1, 2$  and 3. For dual channel test execution the test has to be performed in three instances. For dual channel test execution the LT generates the CAS for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) It is verified (UT) that the IUT is in the  $POC:coldstart collision resolution$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISSION\_RESOLUTION$ ) after  $t = (500 - cdCASActionPointOffset * gdMacroTICK / pdMicroTICK) \mu$ T ( $t > 0$ ) after the IUT has started CAS transmission and that the  $vRemainingColdstartAttempts = 2$ .
- 2) It is verified (LT) that the IUT sends a startup frame in slot 2 of cycles 0 to  $n$ .
- 3) The LT simulates a CAS starting  $2 * gdStaticSlot$  after the IUT's frame in cycle  $n$  on the selected channel(s).
- 4) It is verified (UT) that the IUT is in the  $POC:coldstart listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) and that the coldstart abort indicator is true 500  $\mu$ T after the LT has finished the CAS transmission in the previous step.
- 5) It is verified (LT) that the IUT sends a CAS ( $cVotingDelay + cStrobeOffset + cdInternalRxDelayMax * gdSampleClockPeriod / pdMicroTICK + (cChanneldleDelimiter - 1) * gdBit / pdMicroTICK + pdListenTimeout + cdCASActionPointOffset * gdMacroTICK / pdMicroTICK + \xi$   $\mu$ T + ( $\varphi_{RX} + \varphi_{TX}$ ) ns after end of the LT's CAS.
- 6) It is verified (UT) that the IUT is in the  $POC:coldstart collision resolution$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISSION\_RESOLUTION$ ) after  $t = (500 - cdCASActionPointOffset * gdMacroTICK / pdMicroTICK) \mu$ T ( $t > 0$ ) after the CAS has been started in the previous test step and that the  $vRemainingColdstartAttempts = 1$ .
- 7) It is verified (LT) that the IUT sends startup frames in slot 2 of cycles 0 to 6.
- 8) In cycle 4, 500  $\mu$ T after cycle start and before cycle end, and in cycle 5, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the  $POC:coldstart consistency check$  state ( $vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK$ ).
- 9) The LT simulates startup frames in slot 1 of cycles 4 to 6.

10) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active state* ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 115 depicts the CAS reception in *POC:coldstart collision resolution* – CAS on channel A and  $n = 0$ .




Figure 115 — CAS reception in *POC:coldstart collision resolution* – CAS on channel A and  $n = 0$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and startup frames accordingly and enters the correct states. The IUT aborts the first startup attempt when it receives a CAS while in *POC:coldstart collision resolution* state.

**7.6.2.4 Parallel startup (CAS collision): IUT as leading coldstarter**

— **Test purpose**

Verify correct behaviour of the IUT as leading coldstarter when a CAS collision occurs at the beginning.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 290.

Table 290 — Modification to basic configurations for coldstart collision resolution – parallel startup (CAS collision): IUT as leading coldstarter

Parameter	Modification
<i>pKeySlotID</i>	2
<i>gColdstartAttempts</i>	3

The IUT is configured as coldstarter sending startup frames in slot 2 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS. (low phase of length  $gdTSSTransmitter + cdCAS$ ) starting  $pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick \pm 0,05 * pdListenTimeout$   $\mu$ T after the UT has initiated the startup procedure via CHI command RUN.

— **Test execution**

- 1) The LT simulates a CAS, starting at  $(2 \pm 2) * gdBit / pdMicrotick$   $\mu$ T after the falling edge of that CAS sent by the IUT.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$ ) after  $t = (500 - cdCASActionPointOffset * gdMacrotick / pdMicrotick)$   $\mu$ T ( $t > 0$ ) after the CAS has been started in the previous test step and that the  $vRemainingColdstartAttempts = 2$ .
- 3) It is verified (LT) that the IUT sends a startup frame in slot 2 of cycles 0 to 6.
- 4) The LT simulates startup frames in slot 4 of cycles 4 to 6.
- 5) In cycle 4, 500  $\mu$ T after cycle start and before cycle end, and in cycle 5, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK$ ).
- 6) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 116 depicts the parallel startup (CAS collision) IUT as leading coldstarter –  $\Delta t = (2 \pm 2) * \text{gdBit} / \text{pdMicrotick } \mu\text{T}$ .




Figure 116 — Parallel startup (CAS collision) IUT as leading coldstarter –  $\Delta t = (2 \pm 2) * \text{gdBit} / \text{pdMicrotick } \mu\text{T}$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and startup frames accordingly and enters the correct states when a CAS collision occurs at the beginning.

### 7.6.2.5 Parallel startup (CAS collision): IUT as following coldstarter

#### — Test purpose

Verify correct behaviour of the IUT when a CAS collision occurs at the beginning and a sync frame is received during *POC:coldstart collision resolution* state, which turns the IUT from a leading coldstarter into a following coldstarter.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 291.

**Table 291 — Modification to basic configurations for coldstart collision resolution – parallel startup (CAS collision): IUT as following coldstarter**

Parameter	Modification
<i>pKeySlotID</i>	2
<i>gColdstartAttempts</i>	3

The IUT is configured as coldstarter sending startup frames in slot 2 on the available channel(s).

#### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command *ALLOW\_COLDSTART* 2 000 µT after the CHI command *CONFIG\_COMPLETE*.
- 6) The UT initiates the startup procedure with the CHI command *RUN* 2 000 µT after the CHI command *ALLOW\_COLDSTART*.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_LISTEN*) 2 500 µT after the CHI command *RUN*.
- 8) It is checked (LT) that the IUT sends a CAS. (low phase of length  $gdTSSTransmitter + cdCAS$ ) starting  $pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick \pm 0,05 * pdListenTimeout$  µT after the UT has initiated the startup procedure via CHI command *RUN*.

#### — Test execution

- 1) The LT simulates a CAS, starting at  $(2 \pm 2) * gdBit / pdMicrotick$  µT after the falling edge of that CAS sent by the IUT.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_COLLISION\_RESOLUTION*) after  $t = (500 -$

$cdCASActionPointOffset * gdMacroTICK / pdMicroTICK$   $\mu T$  ( $t > 0$ ) after the CAS has been started in the previous test step and that the  $vRemainingColdstartAttempts = 2$ .

- 3) The LT simulates startup frames in slot 1 of cycles 0 to 9.
- 4) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ ) and that the coldstart abort indicator is true after  $(gdTSSTransmitter + cdFSS + 5 * 10 + cdBSS) * gdBit / pdMicroTICK + 500 \mu T$  after the LT has started the transmission of the header in slot 1 of cycle 0 in the previous step.
- 5) In the NIT of cycle 1, it is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ ).
- 6) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE_SCHEDULE$ )  $gdStaticSlot * gdMacroTICK / pdMicroTICK \mu T$  after the LT has applied the frame in slot1 of cycle 2.
- 7) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_COLDSTART_CHECK$ )  $500 \mu T$  after the start of slot 2 of cycle 3.
- 8) In cycle 6,  $500 \mu T$  after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_JOIN$ ).
- 9) It is verified (LT) that the IUT sends a startup frame in slot 2 of cycle 6 to 9.
- 10) In cycle 9,  $500 \mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).

Figure 117 depicts the parallel startup (CAS collision) IUT as following coldstarter –  $\Delta t = (2 \pm 2) * \text{gdBit} / \text{pdMicrotick} \mu\text{T}$ .




Figure 117 — Parallel startup (CAS collision) IUT as following coldstarter –  $\Delta t = (2 \pm 2) * \text{gdBit} / \text{pdMicrotick} \mu\text{T}$

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends CAS and startup frames accordingly and enters the correct states when a CAS collision occurs at the beginning.

### 7.6.3 Coldstart consistency check

#### 7.6.3.1 Channel idle until last coldstart attempt

— **Test purpose**

Verify correct startup with the IUT as leading coldstarter and with interaction during the last coldstart attempt. The IUT should enter *POC:coldstart gap* state when no other startup node is present and should be able to reach *POC:normal active* state with the last coldstart attempt.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 292.

**Table 292 — Modification to basic configurations for coldstart consistency check – channel idle until last coldstart attempt**

Parameter	Modification		
	I	II	III
<i>gColdstartAttempts</i>	2	15	31
<i>pKeySlotID</i>	2		

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 μT after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000 μT after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 μT after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.

— **Test execution**

The test has to be performed repeatedly with different values for *gColdstartAttempts*

- 1) For  $n = 0$  to  $gColdstartAttempts - 2$ :  
 In cycle  $(6n) \bmod 64$ , 500 μT after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart collision resolution* (*vPOC!State = STARTUP* and *vPOC!StartupState =*




*COLDSTART\_COLLISION\_RESOLUTION*) state, it is also verified (UT) that  $vRemainingColdstartAttempts = gColdstartAttempts - (n+1)$ .

In cycles  $6n$  to  $(6n + 4) \bmod 64$ , it is verified (LT) that the IUT sends startup frames in slot 2. In cycle  $(6n + 4) \bmod 64$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state ( $vPOC!StartupState = COLDSTART_CONSISTENCY_CHECK$ ).

In cycle  $(6n + 5) \bmod 64$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart gap* state ( $vPOC!StartupState = COLDSTART_GAP$ ). In cycle  $(6n + 5) \bmod 64$ , it is verified (LT) that the IUT does not send anything.

- 2) In cycle  $(6 * (gColdstartAttempts - 1)) \bmod 64$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_COLLISION_RESOLUTION$ ) and it is verified (UT) that  $vRemainingColdstartAttempts = 0$ .
- 3) It is verified (LT) that the IUT sends startup frames in slot 2 of cycles  $(6 * (gColdstartAttempts - 1)) \bmod 64$  to  $(6 * (gColdstartAttempts - 1) + 6) \bmod 64$ .
- 4) The LT simulates startup frames in slot 1 of cycles  $(6 * (gColdstartAttempts - 1) + 4) \bmod 64$  to  $(6 * (gColdstartAttempts - 1) + 6) \bmod 64$ .
- 5) In cycle  $(6 * (gColdstartAttempts - 1) + 4) \bmod 64$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state ( $vPOC!StartupState = COLDSTART_CONSISTENCY_CHECK$ ).
- 6) In cycle  $(6 * (gColdstartAttempts - 1) + 5) \bmod 64$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_CONSISTENCY_CHECK$ ).
- 7) In cycle  $(6 * (gColdstartAttempts - 1) + 6) \bmod 64$ , 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).

Figure 118 depicts the channel idle until last coldstart attempt in *POC:coldstart consistency check*.



**Figure 118 — Channel idle until last coldstart attempt in *POC:coldstart consistency check***

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT successfully performs a startup after interaction during the last coldstart attempt. The IUT enters *POC:coldstart gap* state if no startup frame is received while in *POC:coldstart consistency check* state.

**7.6.3.2 Channel idle**

— **Test purpose**

Verify correct startup behaviour with the IUT as leading coldstarter when no startup frame is received. The IUT should enter *POC:integration listen* state after the configured number of coldstart attempts. Verify deactivated MTS transmission during startup.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 293.

**Table 293 — Modification to basic configurations for coldstart consistency check – channel idle**

Parameter	Modification
<i>pKeySlotID</i>	2
<i>gColdstartAttempts</i>	2

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 µT after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000 µT after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) state 2 500 µT after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends CAS.
- 9) In cycle 0, 500 µT after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*).
- 10) It is checked (LT) that the IUT sends a startup frame in slot 2 of cycles 0 to 3.

— **Test execution**

- 1) In cycle 4, 500 µT after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).

- 2) According to IUT documentation, the UT requests the IUT to transmit an MTS in cycle 4.
- 3) It is verified (LT) that the IUT sends a startup frame in slot 2 of cycle 4.
- 4) In the symbol window of cycle 4, it is verified (LT) that the IUT does not transmit an MTS.
- 5) In cycle 5, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart gap* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_GAP$ ).
- 6) It is verified (LT) that the IUT does not send anything in cycle 5.
- 7) In cycle 6, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$ ).
- 8) According to IUT documentation, the UT requests the IUT to transmit an MTS in cycle 6.
- 9) In the symbol window of cycle 6, it is verified (LT) that the IUT does not transmit an MTS.
- 10) It is verified (LT) that the IUT sends startup frames in slot 2 of cycles 6 to 10.
- 11) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK$ ).
- 12) In cycle 11, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) and that the coldstart abort indicator is true.
- 13) It is verified (LT) that the IUT does not send anything after cycle 10 for at least  $4 * gListenNoise * pdListenTimeout$ .
- 14) It is verified (UT) that the UT can reset the coldstart abort indicator after the IUT has entered *POC:integration listen* state.

Figure 119 depicts the channel idle in *POC:coldstart consistency check*.



**Figure 119 — Channel idle in POC:coldstart consistency check**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the coldstart due to missing interaction after the configured number of coldstart attempts were performed. The IUT does not transmit an MTS during startup.

**7.6.3.3 No startup frames in second cycle**

— **Test purpose**

Verify correct behaviour with the IUT as leading coldstarter when no startup frames are received in the second cycle of *POC:coldstart consistency check* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 294.

**Table 294 — Modification to basic configurations for coldstart consistency check – no startup frames in second cycle**

Parameter	Modification
<i>gColdstartAttempts</i>	2

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 µT after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000 µT after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 µT after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500 µT after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*).
- 10) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.

— **Test execution**

- 1) In cycle 4, 500 µT after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).
- 2) It is verified (LT) that the IUT sends startup frames in slot 1 of cycles 4 and 5.

- 3) The LT simulates startup frames in slots 2 and 3 of cycle 4.
- 4) The LT simulates no startup frames in cycle 5.
- 5) In cycle 6, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:integration\_listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) and that the coldstart abort indicator is true.

Figure 120 depicts the no startup frames in second cycle in *POC:coldstart consistency check*.



**Figure 120 — No startup frames in second cycle in *POC:coldstart consistency check***

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the coldstart due to missing interaction in the odd cycle while the IUT is in the *POC:coldstart consistency check* state.

**7.6.3.4 Deviation outside bounds**

— **Test purpose**

Verify correct behaviour with the IUT as leading coldstarter when the measured deviation exceeds clock correction bounds during *POC:coldstart consistency check* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 295.

**Table 295 — Modification to basic configurations for coldstart consistency check – deviation outside bounds**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gColdstartAttempts</i>		2	
<i>pClusterDriftDamping</i> [ $\mu\text{T}$ ]		0	
<i>pOffsetCorrectionOut</i> [ $\mu\text{T}$ ]		32	

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command *ALLOW\_COLDSTART* 2 000  $\mu\text{T}$  after the CHI command *CONFIG\_COMPLETE*.
- 6) The UT initiates the startup procedure with the CHI command *RUN* 2 000  $\mu\text{T}$  after the CHI command *ALLOW\_COLDSTART*.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_LISTEN*) 2 500  $\mu\text{T}$  after the CHI command *RUN*.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500  $\mu\text{T}$  after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_COLLISION\_RESOLUTION*).
- 10) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.

— **Test execution**

- 1) In cycle 4, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_CONSISTENCY\_CHECK*).
- 2) It is verified (LT) that the IUT sends startup frames in slot 1 of cycles 4 and 5.
- 3) The LT simulates startup frames in slots 2 and 3 of cycle 4.
- 4) The LT simulates startup frames in slots 2 and 3 of cycle 5 with a deviation  $\Delta t = 3 * pOffsetCorrectionOut$ .
- 5) In cycle 6 of the LT, 500  $\mu\text{T}$  after LT cycle start and before LT NIT, it is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) and that the coldstart abort indicator is true.

Figure 121 depicts the deviation outside bounds in *POC:coldstart consistency check*.




Figure 121 — Deviation outside bounds in *POC:coldstart consistency check*

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the coldstart due to a synchronisation result not within bounds while the IUT is in the *POC:coldstart consistency check* state.

**7.6.3.5 Less startup frames in second cycle**

— **Test purpose**

Verify correct behaviour with the IUT as leading coldstarter when less startup frames are received in the second cycle of *POC:coldstart consistency check* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**


- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.

- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_COLLISION_RESOLUTION$ ).
- 10) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.

— **Test execution**

- 1) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_CONSISTENCY_CHECK$ ).
- 2) It is verified (LT) that the IUT sends a startup frame in slot 1 of cycle 4.
- 3) The LT simulates startup frames in slots 2 and 3 of cycle 4.
- 4) It is verified (LT) that the IUT sends a startup frame in slot 1 of cycle 5.
- 5) The LT simulates a startup frame in slot 2 of cycle 5.
- 6) In cycle 6, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).
- 7) The LT simulates startup frames in slots 2 and 3 of cycle 6.
- 8) It is verified (LT) that the IUT sends a startup frame in slot 1 of cycle 6.

Figure 122 depicts the less startup frames in second cycle in *POC:coldstart consistency check*.



**Figure 122 — Less startup frames in second cycle in *POC:coldstart consistency check***

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT reaches *POC:normal active* state if at least one startup frame is received in even / odd cycle while the IUT is in the *POC:coldstart consistency check* state.



### 7.6.3.6 Number of startup frames

#### — Test purpose

Verify correct behaviour with the IUT as leading coldstarter when up to 14 startup frames are received while the IUT is in the *POC:coldstart consistency check* state.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

#### — Preamble (setup state)

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*).
- 10) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.


#### — Test execution

This test has to be performed repeatedly with the LT simulating (a) 1, (b) 7 and (c) 14 startup frames in adjacent slots starting with slot 2 while the IUT is in the *POC:coldstart consistency check* state.

- 1) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).
- 2) It is verified (LT) that the IUT sends a startup frame in slot 1 of cycle 4.
- 3) In cycles 4 to 6, the LT simulates startup frames
  - (a) in slot 2,
  - (b) in 7 adjacent slots starting with slot 2 and

- (c) in 14 adjacent slots starting with slot 2.
- 4) It is verified (LT) that the IUT sends a startup frame in slot 1 of cycle 5.
- 5) In cycle 6, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 6) It is verified (LT) that the IUT sends a startup frame in slot 1 of cycle 6.

Figure 123 depicts the number of startup frames in *POC:coldstart consistency check* – one startup frame.



**Figure 123 — Number of startup frames in POC:coldstart consistency check – one startup frame**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT reaches *POC:normal active* state if at least one startup frame pair is received in an even / odd double-cycle while the IUT is in the *POC:coldstart consistency check* state.

**7.6.3.7 Short noise during coldstart consistency check**

— **Test purpose**

Verify correct behaviour of the IUT as leading coldstarter when short noise is recognized during *POC:coldstart consistency check* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 296.

**Table 296 — Modification to basic configurations for coldstart consistency check – short noise during coldstart consistency check**

Parameter	Modification
<i>gColdstartAttempts</i>	2

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*).
- 10) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 3.

— **Test execution**

- 1) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).
- 2) It is verified (LT) that the IUT sends a startup frame in slot 1 of cycle 4.
- 3) The LT simulates a short noise (low phase of length  $1 * gdBit$ ) in slot 2 of cycle 4.
- 4) In cycle 5, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart gap* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_GAP*).
- 5) It is verified (LT) that the IUT does not send anything in cycle 5.
- 6) In cycle 6, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*).
- 7) It is verified (LT) that the IUT sends startup frames in slot 1 of cycles 6 to 10.
- 8) The LT simulates a startup frame in slot 2 of cycle 10.
- 9) It is verified (LT) that the IUT sends a startup frame in slot 1 of cycle 11.
- 10) The LT simulates a short noise (low phase of length  $1 * gdBit$ ) in slot 2 of cycle 11.
- 11) In cycle 11, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).

- 12) In cycle 12, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) and that the coldstart abort indicator is true.
- 13) It is verified (LT) that the IUT does not send anything after cycle 11 for at least  $4 * gListenNoise * pListenTimeout$ .
- 14) It is verified (UT) that the UT can reset the coldstart abort indicator after the IUT has entered *POC:integration listen* state.

Figure 124 depicts the short noise during coldstart consistency check.



**Figure 124 — Short noise during coldstart consistency check**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the coldstart due to missing interaction in the odd cycle while the IUT is in the *POC:coldstart consistency check* state.

**7.6.4 Coldstart gap**

**7.6.4.1 Header reception**

— **Test purpose**

Verify correct behaviour with the IUT as leading coldstarter when a frame header is received during *POC:coldstart gap* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 297.

**Table 297 — Modification to basic configurations for coldstart gap – header reception**

Parameter	Modification
<i>pKeySlotID</i>	2

The IUT is configured as coldstarter sending startup frames in slot 2 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*).
- 10) It is checked (LT) that the IUT sends startup frames in slot 2 of cycles 0 to 3.
- 11) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).
- 12) It is checked (LT) that the IUT sends a startup frame in slot 2 of cycle 4.


— **Test execution**

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) In slot 1 of cycle 5, 500  $\mu$ T after slot start and before slot end, it is verified (UT) that the IUT is in the *POC:coldstart gap* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_GAP*).
- 2) The LT simulates a startup frame header in slot 3 of cycle 5 (null frame indicator, sync frame indicator and startup frame indicator are set to '1', reserved bit and payload preamble indicator are set to '0', the frame ID is 3, the payload length 1, the cycle count 5). The LT has to simulate the complete header including the following BSS after the last header byte.
- 3) In cycle 5, 500  $\mu$ T after slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) and that the coldstart abort indicator is true.

- 4) It is verified (LT) that the IUT sends a CAS ( $cVotingDelay + cStrobeOffset + cdInternalRxDelayMax$ ) \*  $gdSampleClockPeriod / pdMicrotick + pdListenTimeout + (cChannelIdleDelimiter - 1) * gdBit / pdMicrotick + cdCASActionPointOffset * gdMacrotick / pdMicrotick + \xi \mu T + (\varphi_{Rx} + \varphi_{Tx})$  ns after the end of the LT's final BSS in test step 2.

Figure 125 depicts the header reception in *POC:coldstart gap*.



**Figure 125 — Header reception in *POC:coldstart gap***

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts a coldstart if a header is received during the *POC:coldstart gap* state.

**7.6.4.2 CAS reception**

— **Test purpose**

Verify correct behaviour with the IUT as leading coldstarter when a symbol is received during *POC:coldstart gap* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 298.

**Table 298 — Modification to basic configurations for coldstart gap – CAS reception**

Parameter	Modification
<i>pKeySlotID</i>	2

The IUT is configured as coldstarter sending startup frames in slot 2 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).


- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) It is checked (LT) that the IUT sends a CAS.
- 9) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION*).
- 10) It is checked (LT) that the IUT sends startup frames in slot 2 of cycles 0 to 3.
- 11) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:coldstart consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_CONSISTENCY\_CHECK*).
- 12) It is checked (LT) that the IUT sends a startup frame in slot 2 of cycle 4.

#### — Test execution

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) In cycle 5, 500  $\mu$ T after cycle start and before slot 4, it is verified (UT) that the IUT is in the *POC:coldstart gap* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_GAP*).
- 2) It is verified (LT) that the IUT does not send a startup frame in slot 2 of cycle 5.
- 3) The LT simulates a CAS in slot 4 of cycle 5.
- 4) In cycle 5, 500  $\mu$ T after slot 4 and before cycle end, it is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) and that the coldstart abort indicator is true.

Figure 126 depicts the CAS reception in *POC:coldstart gap*.



**Figure 126 — CAS reception in *POC:coldstart gap***

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts a coldstart if a CAS is received during the *POC:coldstart gap* state.

## 7.6.5 Integration listen

### 7.6.5.1 ALLOW\_COLDSTART command (coldstarter)

— **Test purpose**

Verify startup with the IUT as leading coldstarter and with coldstart inhibit reset in the *POC:integration listen* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 2) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 3) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART  $2 * pdListenTimeout$  after the CHI command RUN.
- 4) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 5) It is verified (LT) that the IUT sends a CAS.



Figure 127 depicts the ALLOW\_COLDSTART command (coldstarter) in *POC:integration listen*.




Figure 127 — ALLOW\_COLDSTART command (coldstarter) in *POC:integration listen*

— **Postamble**

- 1) In cycle 0, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_COLLISION_RESOLUTION$ ).
- 2) It is checked (LT) that the IUT sends startup frames in slot 1 of cycles 0 to 6.
- 3) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:coldstart consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_CONSISTENCY_CHECK$ ).
- 4) The LT simulates startup frames in slot 2 of cycles 4 to 6.
- 5) In cycle 6, 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).
- 6) The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters the *POC:coldstart listen* state and initiates a coldstart after the UT issued the CHI command ALLOW\_COLDSTART while the IUT is in the *POC:integration listen* state.

**7.6.5.2 ALLOW\_COLDSTART command (integrating node)**

— **Test purpose**

Verify startup with the IUT as integrating node and with coldstart inhibit reset in the *POC:integration listen* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 299.

**Table 299 — Modification to basic configurations for coldstart gap – ALLOW\_COLDSTART command (integrating node)**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false


— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000 μT after the CHI command CONFIG\_COMPLETE.
- 2) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500 μT after the CHI command RUN.
- 3) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 \* *pdListenTimeout* after the CHI command RUN.
- 4) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500 μT after the CHI command ALLOW\_COLDSTART.
- 5) It is verified (LT) that the IUT does not send anything during the test. The LT shall observe the IUT for a period of 2 \* *gListenNoise* \* *pdListenTimeout*.

Figure 128 depicts the ALLOW\_COLDSTART command (integrating node) in *POC:integration listen*.



**Figure 128 — ALLOW\_COLDSTART command (integrating node) in POC:integration listen**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT re-enters the *POC:integration listen* state after the UT issued the CHI command ALLOW\_COLDSTART while the IUT is in the *POC:integration listen* state.

**7.6.5.3 Wait for startup**

— **Test purpose**

Verify startup with the IUT as leading coldstarter but with coldstart inhibited.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

The IUT is configured to send startup frames in slot 1 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).


— **Test execution**

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 2) It is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 3) It is verified (LT) that the bus stays idle for a time interval of  $2 * gListenNoise * pdListenTimeout$ .
- 4) It is verified (UT) that the IUT is still in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) after  $2 * gListenNoise * pdListenTimeout$ .
- 5) The LT simulates a CAS  $3 * gListenNoise * pdListenTimeout \pm 0,05 * pdListenTimeout$   $\mu$ T after the CHI command RUN.
- 6) The LT simulates startup frames in slot 2 of cycles 0 to 8.
- 7) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $3 * gListenNoise * pdListenTimeout \pm 0,05 * pdListenTimeout + 0,5 * gdCycle$  after the CHI command RUN.

- 8) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_COLDSTART_CHECK$ )  $3 * gListenNoise * pdListenTimeout \pm 0,05 * pdListenTimeout + 1,5 * gdCycle$  after the CHI command RUN.
- 9) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_JOIN$ ).
- 10) It is verified (LT) that the IUT sends startup frames in slot 1 of cycles 4 to 7.
- 11) In cycle 7, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).

Figure 129 depicts the wait for startup in *POC:integration listen*.



**Figure 129 — Wait for startup in POC:integration listen**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters the *POC:initialize schedule* state after the LT initialized startup while the IUT is in the *POC:integration listen* state.

**7.6.5.4 Invalid startup frame reception**

— **Test purpose**

Verify correct behaviour of the IUT when invalid startup frames are received during *POC:integration listen* state. The IUT shall ignore the invalid startup frames and stay in the *POC:integration listen* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 300.

**Table 300 — Modification to basic configurations for coldstart gap – invalid startup frame reception**

Parameter	Modification
<i>pKeySlotID</i>	2
<i>gCycleCountMax</i>	31

The IUT is configured to send startup frames in slot 2 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).

— **Test execution**

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The UT initiates the startup procedure with the CHI command *RUN* 2 000  $\mu$ T after the CHI command *CONFIG\_COMPLETE*.
- 2) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command *RUN*.
- 3) The LT begins to simulate a startup frame with the frame ID set to 0 (frame ID = 0, payload length = *gPayloadLengthStatic*, sync frame indicator and startup frame indicator set to '1', null frame indicator and payload preamble indicator set to '0', cycle count = 0)  $pdListenTimeout / 2 \pm 0,05 * pdListenTimeout$   $\mu$ T after the CHI command *RUN*.
- 4) It is verified (UT) that the IUT stays in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 500  $\mu$ T after the startup frame reception.
- 5) The LT begins to simulate a startup frame with the frame ID set to *gNumberOfStaticSlots* + 1 (first dynamic slot ID) (frame ID = *gNumberOfStaticSlots* + 1, payload length = *gPayloadLengthStatic*, sync frame indicator and startup frame indicator set to '1', null frame indicator and payload preamble indicator set to '0', cycle count = 0) *gdCycle* after the beginning of the LT's previous frame.
- 6) It is verified (UT) that the IUT stays in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 500  $\mu$ T after the startup frame reception.
- 7) The LT begins to simulate a startup frame with the payload length set to *gPayloadLengthStatic* + 1 (frame ID = 1, payload length = *gPayloadLengthStatic* + 1, sync frame indicator and startup frame indicator set to '1', null frame indicator and payload preamble indicator set to '0', cycle count = 0) *gdCycle* after the beginning of the LT's previous frame.
- 8) It is verified (UT) that the IUT stays in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 500  $\mu$ T after the startup frame reception.

- 9) The LT begins to simulate a startup frame with the sync frame indicator set to '0' (frame ID = 1, payload length =  $gPayloadLengthStatic$ , sync frame indicator set to '0', startup frame indicator set to '1', null frame indicator and payload preamble indicator set to '0', cycle count = 0)  $gdCycle$  after the beginning of the LT's previous frame.
- 10) It is verified (UT) that the IUT stays in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) 500  $\mu$ T after the startup frame reception.
- 11) The LT begins to simulate a startup frame with the startup frame indicator set to '0' (correct sync frame) (frame ID = 1, payload length =  $gPayloadLengthStatic$ , sync frame indicator set to '1', startup frame indicator set to '0', null frame indicator and payload preamble indicator set to '0', cycle count = 0)  $gdCycle$  after the beginning of the LT's previous frame.
- 12) It is verified (UT) that the IUT stays in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) 500  $\mu$ T after the startup frame reception.
- 13) The LT begins to simulate a valid startup frame with an odd cycle count (frame ID = 1, payload length =  $gPayloadLengthStatic$ , sync frame indicator and startup frame indicator set to '1', null frame indicator and payload preamble indicator set to '0', cycle count = 5)  $gdCycle$  after the LT's previous frame.
- 14) It is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) 500  $\mu$ T after the startup frame reception.
- 15) The LT begins to simulate a startup frame with the null frame indicator set to '0' and the payload preamble indicator set to '1' (frame ID = 1, payload length =  $gPayloadLengthStatic$ , sync frame indicator and startup frame indicator set to '1', null frame indicator set to '0', payload preamble indicator set to '1', cycle count = 0)  $gdCycle$  after the LT's previous frame.
- 16) It is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) 500  $\mu$ T after the startup frame reception.
- 17) The LT begins to simulate a startup frame with an even cycle count of 32 (frame ID = 1, payload length =  $gPayloadLengthStatic$ , sync frame indicator and startup frame indicator set to '1', null frame indicator and payload preamble indicator set to '0', cycle count = 32)  $gdCycle$  after the LT's previous frame.
- 18) It is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) 500  $\mu$ T after the startup frame reception.
- 19) The LT begins to simulate short noise (low phase of length  $1 * gdBit$ )  $gdCycle$  after the LT's previous frame.
- 20) It is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) 500  $\mu$ T after the noise reception.

Figure 130 depicts the invalid startup frame reception in *POC:integration listen* – invalid startup frames on channel A.




Figure 130 — Invalid startup frame reception in *POC:integration listen* – invalid startup frames on channel A

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT ignores invalid startup frames and stays in the *POC:integration listen* state.

**7.6.6 Initialize schedule**

**7.6.6.1 Startup frame reception (coldstarter)**

— **Test purpose**

Verify startup with the IUT as coldstarter but with coldstart inhibited. The IUT should leave the *POC:initialize schedule* state and enter the *POC:integration coldstart check* state after reception of a startup frame from the leading coldstarter.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

The IUT is configured to send startup frames in slot 1 on the available channel(s).

— Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu T$  after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the  $POC:integration listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu T$  after the CHI command RUN.

— Test execution

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates startup frames in slot 2 of cycles 0 to 8.
- 3) It is verified (UT) that the IUT is in the  $POC:initialize schedule$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 4) It is verified (UT) that the IUT is in the  $POC:integration coldstart check$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 5) In cycle 4, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the IUT is in the  $POC:coldstart join$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_JOIN$ ).
- 6) It is verified (LT) that the IUT sends startup frames in slot 1 of cycles 4 to 7 starting at the static action point +  $\xi + \xi_{IUT}$   $\mu T$  and holding the appropriate cycle count and the frame ID 1. The sync frame and the startup frame indicator are set.
- 7) In cycle 7, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the IUT is in the  $POC:normal active$  state ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 131 depicts the startup frame reception (coldstarter) in  $POC:initialize schedule$ .




Figure 131 — Startup frame reception (coldstarter) in  $POC:initialize schedule$



— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT joins the simulated leading coldstarter and derives its schedule correctly. The IUT sends startup frames with appropriate cycle count, frame ID, sync frame indicator and startup frame indicator starting at the static slot action point.

**7.6.6.2 Startup frame reception (integrating node)**

— **Test purpose**

Verify startup with the IUT as integrating node. The IUT shall join the simulated coldstarters and derive the cycle schedule correctly.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 301.

**Table 301 — Modification to basic configurations for coldstart gap – startup frame reception (integrating node)**

Parameter	Modification
<i>pKeySlotID</i>	4
<i>pKeySlotUsedForStartup</i>	false

The IUT is configured to send sync frames in slot 4 on the available channel(s).

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN 2 000 µT after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500 µT after the CHI command RUN.

— **Test execution**

The LT simulates three coldstarters (one leading, two following) for this test. For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates startup frames in slot 1 of cycles 0 to 8.
- 3) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 4) It is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 5) The LT simulates startup frames in slots 2 and 3 of the cycles 4 to 8.
- 6) In cycle 8, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 7) It is verified (LT) that the IUT sends a frame in slot 4 of cycle 8 starting at the static action point +  $\xi + \xi_{IUT}$   $\mu T$  and holding cycle count 8 and frame ID 4. The sync frame indicator is set to '1', the startup frame indicator is set to '0'.

Figure 132 depicts the startup frame reception (integrating node) in *POC:initialize schedule*.



**Figure 132 — Startup frame reception (integrating node) in *POC:initialize schedule***

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT joins the simulated coldstarters and derives its schedule correctly. The IUT's sends a sync frame with appropriate cycle count, frame ID, sync frame indicator and startup frame indicator starting at the static slot action point.

**7.6.6.3 Missing, incomplete, or too early startup frame (integrating node)**

— **Test purpose**

Verify startup with the IUT as integrating node when a startup frame is missing, incomplete, or too early in state *POC:initialize schedule*. The IUT shall abort the integration attempt as a result of the missing or incomplete, or too early startup frame.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 302.

**Table 302 — Modification to basic configurations for coldstart gap – missing, incomplete, or too early startup frame (integrating node)**

Parameter	Modification
<i>pKeySlotID</i>	4
<i>pKeySlotUsedForStartup</i>	false

The IUT is configured to send sync frames in slot 4 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State* = *READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN 2 000 μT after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 2 500 μT after the CHI command RUN.

— **Test execution**

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates a startup frame in slot 1 of cycle 0.
- 3) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 4) The LT simulates
  - (a) idle in cycle 1.
  - (b) a short noise (low phase of length  $1 * gdBit$ ) in slot 1 of cycle 1.
  - (c) a startup frame in slot 1 of cycle 1. The LT's cycle length (from cycle 0 to cycle 1) is  $(pMicroPerCycle - (pRateCorrectionOut + 1)) * pSamplesPerMicrotick - 1 \sigma T$ .
- 5) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*)  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

Figure 133 depicts the missing, incomplete, or too early startup frame (integrating node) in *POC:initialize schedule*.




Figure 133 — Missing, incomplete, or too early startup frame (integrating node) in *POC:initialize schedule*

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT re-enters the *POC:integration listen* state because the integration attempt is aborted due to missing, incorrect, or too early startup frame(s) on the respective channel(s).

**7.6.6.4 Missing startup frame on one channel**

— **Test purpose**

Verify startup with the IUT as integrating node when a startup frame is missing on either channel A or channel B in state *POC:initialize schedule*. The IUT shall not abort the integration attempt as a result of the missing startup frame.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 303.

**Table 303 — Modification to basic configurations for coldstart gap – missing startup frame on one channel**

Parameter	Modification
<i>pKeySlotID</i>	4
<i>pKeySlotUsedForStartup</i>	false

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT initiates the startup procedure with the CHI command *RUN* 2 000 µT after the CHI command *CONFIG\_COMPLETE*.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 2 500 µT after the CHI command *RUN*.

— **Test execution**


The test has to be performed repeatedly (a), (b), (c) and (d) with the LT simulating startup frames according to Table 304.

**Table 304 — Startup frames for variants (a), (b), (c), (d)**

Variant	Cycle 0, Channel A	Cycle 0, Channel B	Cycle 1, Channel A	Cycle 1, Channel B
(a)	1 MT after Action Point	At Action Point	At Action Point	none
(b)	1 MT after Action Point	At Action Point	none	At Action Point
(c)	At Action Point	1 MT after Action Point	At Action Point	none
(d)	At Action Point	1 MT after Action Point	none	At Action Point

- 1) The LT simulates a CAS on both channels  $gdCycle \pm 0,25 * gdCycle$  after the CHI command *RUN*.
- 2) The LT simulates a startup frame in slot 1 of cycle 0 on both channels. The frame (a, b) on channel A and (c, d) on channel B starts 1 MT after the start of the frame on the other channel. The earlier frame starts at the static action point.
- 3) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command *RUN*.
- 4) The LT simulates a startup frame in slot 1 of cycle 1 (a, c) on channel A and (b, d) on channel B, only.
- 5) It is verified (UT) that the IUT is in the *POC:integration consistency check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_CONSISTENCY\_CHECK*)  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command *RUN*.

Figure 134 depicts the missing startup frame on one channel in *POC:initialize schedule* – missing startup frame on channel B.



**Figure 134 — Missing startup frame on one channel in *POC:initialize schedule* – missing startup frame on channel B**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT does not abort the integration attempt due to a missing startup frame on one channel during the *POC:initialize schedule* state. The IUT enters the *POC:integration consistency check* state.

**7.6.6.5 Missing, incomplete, or too early startup frame (following coldstarter)**

— **Test purpose**

Verify startup with the IUT as following coldstarter when a startup frame is missing, incomplete, or too early in state *POC:initialize schedule*. The IUT shall abort the integration attempt as a result of the missing, incomplete, or too early startup frame.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 305.

**Table 305 — Modification to basic configurations for coldstart gap – missing, incomplete, or too early startup frame (following coldstarter)**

Parameter	Modification
<i>pKeySlotID</i>	4

The IUT is configured to send startup frames in slot 4 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).

- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000µT after the CHI command CONFIG\_COMLETE.

#### — Test execution

The LT simulates the leading coldstarter for this test.

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The UT initiates the startup procedure with the CHI command RUN 2 000 µT after the CHI command ALLOW\_COLDSTART.
- 2) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 µT after the CHI command RUN.
- 3) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 4) The LT simulates a startup frame in slot 1 of cycle 0.
- 5) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 6) The LT
  - (a) does not simulate any startup frame in cycle 1.
  - (b) a short noise (low phase of length  $1 * gdBit$ ) in slot 1 of cycle 1.
  - (c) simulates a startup frame in slot 1 of cycle 1. The LT's cycle length (from cycle 0 to cycle 1) is  $(pMicroPerCycle - (pRateCorrectionOut + 1)) * pSamplesPerMicrotick - 1 \sigma T$ .
- 7) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*)  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

Figure 135 depicts the missing, incomplete, or too early startup frame (following coldstarter) in *POC:initialize schedule*.




Figure 135 — Missing, incomplete, or too early startup frame (following coldstarter) in *POC:initialize schedule*

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— Pass criteria

The IUT re-enters the *POC:coldstart listen* state because the integration attempt is aborted due to missing, incomplete, or too early startup frame(s) on the respective channel(s).

7.6.7 Integration coldstart check

7.6.7.1 One startup frame per cycle

— Test purpose

Verify startup with the IUT as coldstarter but with coldstart inhibited. The IUT should leave the *POC:integration coldstart check* state and enter the *POC:coldstart join* state after reception of two startup frames from the reference node (leading coldstarter).

— Applicability

SC, DC.



— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 to 7.
- 9) It is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 2) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_JOIN$ ).
- 3) It is verified (LT) that the IUT sends startup frames in slot 1 of cycles 4 to 7.
- 4) In cycle 7, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 136 depicts the one startup frame per cycle in POC:integration coldstart check.




Figure 136 — One startup frame per cycle in POC:integration coldstart check

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters the *POC:coldstart join* state after the IUT received a startup frame from the reference node (leading coldstarter) while the IUT is in the *POC:integration coldstart check* state.

**7.6.7.2 Receive sync frames but no startup frames**

— **Test purpose**

Verify startup with the IUT as coldstarter with missing startup frame during *POC:integration coldstart check* state. The IUT should leave the *POC:integration coldstart check* state and enter the *POC:coldstart listen* state after reception of a sync frame instead of a startup frame.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 306.

**Table 306 — Modification to basic configurations for integration coldstart check – receive sync frames but no startup frames**

Parameter	Modification
<i>pKeySlotID</i>	4

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 μT after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000 μT after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 μT after the CHI command RUN.
- 8) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 9) The LT simulates startup frames in slot 1 of cycles 0 to 2.

- 10) It is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates a sync frame in slot 1 of cycle 3.
- 3) The LT simulates a startup frame in slot 1 of cycle 4.
- 4) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ) and that the coldstart abort indicator is false  $5,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

Figure 137 depicts the receive sync frames but no startup frames in *POC:integration coldstart check*.



**Figure 137 — Receive sync frames but no startup frames in POC:integration coldstart check**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters the *POC:coldstart listen* state after the IUT received a sync frame instead of a startup frame while the IUT is in the *POC:integration coldstart check* state.

**7.6.7.3 Startup frames**

— **Test purpose**

Verify startup with the IUT as coldstarter but with coldstart inhibited. The IUT should leave the *POC:integration coldstart check* state and enter the *POC:coldstart join* state after reception of startup frames within two succeeding cycles.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**


- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 and 1.
- 9) It is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— **Test execution**

This test has to be performed repeatedly with the LT simulating (a) 2 and (b) 14 startup frames in adjacent static slots starting with slot 2.

- 1) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 2) In cycles 2 to 7, the LT simulates
  - (a) two startup frames in slots 2 and 3 and
  - (b) 14 startup frames in adjacent slots starting with slot 2.
- 3) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_JOIN$ ).
- 4) It is verified (LT) that the IUT sends startup frames in slot 1 of cycles 4 to 7.
- 5) In cycle 7, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 138 depicts the startup frames in *POC:integration coldstart check* – two startup frames.



**Figure 138 — Startup frames in POC:integration coldstart check – two startup frames**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters the *POC:coldstart join* state after the IUT received more than one (2 or 14) startup frames while the IUT is in the *POC:integration coldstart check* state.

**7.6.7.4 Startup frame missing in reference slot**

— **Test purpose**

Verify startup with the IUT as coldstarter when the startup frame in the reference slot is replaced by a startup frame in another slot during *POC:integration coldstart check* state. The IUT should leave the *POC:integration coldstart check* state and enter the *POC:coldstart listen* state when the startup frame in the reference slot is missing even though a startup frame in another slot is received.

— **Applicability**

SC, DC.

— **Configuration**

Table 307 defines the modification to basic configurations for *integration coldstart check* – startup frame missing in reference slot.

**Table 307 — Modification to basic configurations for integration coldstart check – startup frame missing in reference slot**

Parameter	Modification
<i>pKeySlotID</i>	4

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.

- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 8) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 9) The LT simulates startup frames in slot 1 of cycles 0 to 2.
- 10) It is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK*)  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates a startup frame in slot 2 of cycle 3.
- 3) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*)  $5,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

Figure 139 depicts the startup frame missing in reference slot in *POC:integration coldstart check*.



**Figure 139 — Startup frame missing in reference slot in *POC:integration coldstart check***

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT enters the *POC:coldstart listen* state at the end of the cycle during which the startup frame in the reference node is missing but another startup frame in another slot is received.

### 7.6.7.5 Missing or incomplete startup frame

#### — Test purpose

Verify correct behaviour with IUT as following coldstarter when no or incomplete startup frame is received during *POC:integration coldstart check* state. The IUT should abort the startup and enter the *POC:coldstart listen* state.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 308.

**Table 308 — Modification to basic configurations for integration coldstart check – missing or incomplete startup frame**

Parameter	Modification
<i>pKeySlotID</i>	2

#### — Preamble (setup state)


- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command *ALLOW\_COLDSTART* 2 000  $\mu$ T after the CHI command *CONFIG\_COMPLETE*.
- 6) The UT initiates the startup procedure with the CHI command *RUN* 2 000  $\mu$ T after the CHI command *ALLOW\_COLDSTART*.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_LISTEN*) 2 500  $\mu$ T after the CHI command *RUN*.
- 8) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command *RUN*.
- 9) The LT simulates startup frames in slot 1 of cycles 0 and 1.
- 10) It is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command *RUN*.

#### — Test execution

- 1) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_COLDSTART\_CHECK*)  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command *RUN*.

- 2) The LT simulates
  - (a) no startup frame in slot 1 of cycle 2
  - (b) a short noise (low phase of length  $1 * gdBit$ ) in slot 1 of cycle 2
  - (c) a startup frame in slot 1 of cycle 2 but none in cycle 3
  - (d) a startup frame in slot 1 of cycle 2 and a short noise (low phase of length  $1 * gdBit$ ) in slot 1 of cycle 3.
- 3) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ )
  - (a, b)  $4,5 * gdCycle \pm 0,1 * gdCycle$  or
  - (c, d)  $5,5 * gdCycle \pm 0,1 * gdCycle$
 after the CHI command RUN.

Figure 140 depicts the missing or incomplete startup frame in *POC:integration coldstart check* – missing startup frame in cycle.



**Figure 140 — Missing or incomplete startup frame in *POC:integration coldstart check* – missing startup frame in cycle 3**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the startup and enters the *POC:coldstart listen* state when no or incomplete startup frame is received within one cycle while the IUT is in the *POC:integration coldstart check* state.

**7.6.7.6 Deviation outside bounds**

— **Test purpose**

Verify correct behaviour with the IUT as coldstarter when the measured deviation exceeds clock correction bounds during *POC:integration coldstart check* state.

— **Applicability**

SC, DC.



— Configuration

All basic configurations using the modifications as listed in Table 309.

**Table 309 — Modification to basic configurations for integration coldstart check – deviation outside bounds**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0		
<i>pKeySlotID</i>	2		
<i>pOffsetCorrectionOut</i> [ $\mu T$ ]	43		

— Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000  $\mu T$  after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu T$  after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ) state 2 500  $\mu T$  after the CHI command RUN.
- 8) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 9) The LT simulates a startup frame in slot 1 of cycles 0 and 1.
- 10) It is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— Test execution

- 1) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates a startup frame in slot 1 of cycle 2.
- 3) The LT simulates a startup frame in slot 1 of cycle 3 with a deviation  $\Delta t = 3 * pOffsetCorrectionOut$ .
- 4) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ )  $5,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

Figure 141 depicts the deviation outside bounds in *POC:integration coldstart check*.




Figure 141 — Deviation outside bounds in POC:integration coldstart check

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the startup and enters the *POC:coldstart listen* state when the deviation of the startup frame exceeds clock synchronisation bounds while the IUT is in the *POC:integration coldstart check* state.

7.6.7.7 **ALLOW\_COLDSTART** command

— **Test purpose**

Verify whether the *vColdstartInhibit* flag can be cleared while the IUT is in *POC:integration coldstart check* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 310.

Table 310 — Modification to basic configurations for integration coldstart check – **ALLOW\_COLDSTART** command

Parameter	Modification
<i>pKeySlotID</i>	2

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State* = *READY*).

- 5) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 1 of cycles 0 and 1.
- 9) It is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_COLDSTART_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 2) The UT clears the  $vColdstartInhibit$  flag with the CHI command ALLOW\_COLDSTART.
- 3) The LT simulates a startup frame in slot 1 of cycle 2 but none in cycle 3.
- 4) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ )  $5,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

Figure 142 depicts the ALLOW\_COLDSTART command – missing startup frame in *POC:integration coldstart check*.



**Figure 142 — ALLOW\_COLDSTART command – missing startup frame in POC:integration coldstart check**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the startup and enters the *POC:coldstart listen* state on the second startup attempt because the  $vColdstartInhibit$  flag was cleared in *POC:integration coldstart check* state during the first startup attempt.

**7.6.8 Coldstart join**

**7.6.8.1 Missing or incomplete startup frame**

— **Test purpose**

Verify correct behaviour with IUT as following coldstarter when no or incomplete startup frame is received during *POC:coldstart join* state. The IUT should abort the startup and enter the *POC:coldstart listen* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 311.

**Table 311 — Modification to basic configurations for coldstart join – missing or incomplete startup frame**

Parameter	Modification
<i>pKeySlotID</i>	2

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART 2 000 µT after the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN 2 000 µT after the CHI command ALLOW\_COLDSTART.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*) 2 500 µT after the CHI command RUN.
- 8) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 9) The LT simulates a startup frame in slot 1 of cycle 0.
- 10) It is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 11) The LT simulates a startup frame in slot 1 of cycle 1.
- 12) It is checked (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK*)  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— Test execution

The test has to be performed repeatedly for missing startup frame in slot 1 of cycle (a) 4, (b) 5 and (c) 6 and for sync frame instead of startup frame in slot 1 of cycle (d) 4, (e) 5 and (f) 6 for short noise (low phase of length 1 \* gdBit) in slot 1 of cycle (g) 4, (h) 5 and (i) 6.

- 1) The LT simulates startup frames in slot 1 of cycles 2 and 3.
- 2) In cycle 4, 500 µT after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart join* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_JOIN*).
- 3) The LT simulates frames according to Table 312:

**Table 312 — LT stimuli in cycles 4, 5 and 6 for variants (a) to (i)**

Variant	Cycle 4	Cycle 5	Cycle 6
(a)	missing	startup frame	missing
(b)	startup frame	missing	missing
(c)	startup frame	startup frame	missing
(d)	sync frame	startup frame	missing
(e)	startup frame	sync frame	missing
(f)	startup frame	startup frame	sync frame
(g)	short noise	startup frame	missing
(h)	startup frame	short noise	missing
(i)	startup frame	startup frame	short noise

- 4) It is verified (LT) that the IUT sends startup frames in slot 2 of
  - (a, d, g) cycle 4,
  - (b, e, h) cycles 4 and 5 and
  - (c, f, i) cycles 4, 5 and 6.
- 5) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_LISTEN*) and that the coldstart abort indicator is false
  - (a, d, g) in cycle 5, 500 µT after cycle start and before NIT,
  - (b, e, h) in cycle 6, 500 µT after cycle start and before NIT or
  - (c, f, i) in cycle 7, 500 µT after cycle start and before NIT.

Figure 143 depicts the missing or incomplete startup frame in *POC:coldstart join* – missing startup frame in cycle 5.




Figure 143 — Missing or incomplete startup frame in *POC:coldstart join* – missing startup frame in cycle 5

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the startup and enters the *POC:coldstart listen* state when no or incomplete startup frame is received within one cycle while the IUT is in the *POC:coldstart join* state.

**7.6.8.2 Startup frames**

— **Test purpose**

Verify startup with the IUT as coldstarter but with coldstart inhibited. The IUT should enter the *POC:normal active* state after reception of at least one startup frame in 3 consecutive cycles while the IUT is in the *POC:coldstart join* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.


- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 2 of cycles 0 to 3.
- 9) It is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 10) It is checked (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_COLDSTART_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— **Test execution**

This test has to be performed repeatedly with the LT simulating (a) 1 and (b) 14 startup frames in adjacent slots starting with slot 2 in cycles 4 to 7.

- 1) In cycles 4 to 7, the LT simulates startup frames
  - (a) in slot 2 and
  - (b) in 14 adjacent slots starting with slot 2.
- 2) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_JOIN$ ).
- 3) It is verified (LT) that the IUT sends startup frames in slot 1 of cycles 4 to 7.
- 4) In cycle 7, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).

Figure 144 depicts the startup frames in *POC:coldstart join*, startup frames in slot 2.



**Figure 144 — Startup frames in *POC:coldstart join*, startup frames in slot 2**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT passes the *POC:coldstart join* state and enters the *POC:normal active* state if at least one startup frame is received in 3 consecutive cycles.

**7.6.8.3 Deviation outside bounds**

— **Test purpose**

Verify correct behaviour with the IUT as coldstarter when the measured deviation exceeds clock correction bounds during *POC:coldstart join* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 313.

**Table 313 — Modification to basic configurations for coldstart join – deviation outside bounds**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0		
<i>pKeySlotID</i>	2		
<i>pOffsetCorrectionOut</i> [ $\mu T$ ]	32		

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command *ALLOW\_COLDSTART* 2 000  $\mu T$  after the CHI command *CONFIG\_COMPLETE*.
- 6) The UT initiates the startup procedure with the CHI command *RUN* 2 000  $\mu T$  after the CHI command *ALLOW\_COLDSTART*.
- 7) It is checked (UT) that the IUT is in the *POC:coldstart listen* (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *COLDSTART\_LISTEN*) state 2 500  $\mu T$  after the CHI command *RUN*.
- 8) The LT simulates a CAS *gdCycle*  $\pm 0,25 * gdCycle$  after the CHI command *RUN*.
- 9) The LT simulates a startup frame in slot 1 of cycle 0.
- 10) It is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*) 1,5 \* *gdCycle*  $\pm 0,1 * gdCycle$  after the CHI command *RUN*.
- 11) The LT simulates a startup frame in slot 1 of cycle 1.




- 12) It is checked (UT) that the IUT is in the *POC:integration coldstart check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION_COLDSTART_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— **Test execution**

- 1) The LT simulates startup frames in slot 1 of cycles 2 and 3.
- 2) In cycle 4, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_JOIN$ ).
- 3) The LT simulates a startup frame in slot 1 of cycle 4.
- 4) It is verified (LT) that the IUT sends a startup frame in slot 2 of cycle 4.
- 5) The LT simulates a startup frame in slot 1 of cycle 5 with a deviation  $\Delta t = 3 * pOffsetCorrectionOut$ .
- 6) It is verified (LT) that the IUT sends a startup frame in slot 2 of cycle 5.
- 7) In cycle 6 of the LT, 500  $\mu$ T after LT cycle start and before LT NIT, it is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ ).

Figure 145 depicts the deviation outside bounds in *POC:coldstart join*.



**Figure 145 — Deviation outside bounds in POC:coldstart join**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the startup and enters the *POC:coldstart listen* state when the deviation of the startup frame exceeds clock synchronisation bounds while the IUT is in the *POC:coldstart join* state.

**7.6.9 Integration consistency check**

**7.6.9.1 Deviation exceeds clock correction bounds**

— **Test purpose**

Verify correct behaviour of the IUT as integrating node when the measured deviation exceeds clock correction limits during *POC:integration consistency check* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 314.

**Table 314 — Modification to basic configurations for integration consistency check – deviation exceeds clock correction bounds**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0		
<i>pKeySlotID</i>	4		
<i>pKeySlotUsedForStartup</i>	false		
<i>pOffsetCorrectionOut</i> [ $\mu T$ ]	43		

— **Preamble (setup state)**


The LT simulates three coldstarters (one leading, two following) for this test.

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State* = *READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu T$  after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 2 500  $\mu T$  after the CHI command RUN.
- 7) The LT simulates a CAS *gdCycle*  $\pm 0,25 * gdCycle$  after the CHI command RUN.
- 8) The LT simulates startup frames in slot 1 of cycles 0 and 1.
- 9) It is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*) 1,5 \* *gdCycle*  $\pm 0,1 * gdCycle$  after the CHI command RUN.

— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates startup frames in slot 1 of cycles 2 to 4.
- 3) The LT simulates startup frames in slots 2 and 3 of cycle 4.
- 4) It is verified (LT) that the IUT does not send anything in cycles 0 to 6.
- 5) In cycle 5, the LT shifts its simulated frames by  $\Delta t = 3 * pOffsetCorrectionOut$ .
- 6) The LT simulates startup frames in slots 1, 2 and 3 of cycle 5.
- 7) In cycle 6 of the LT, 500  $\mu T$  after LT cycle start and before LT NIT, it is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) and that the coldstart abort indicator is false.

Figure 146 depicts the deviation exceeds clock correction bounds in *POC:integration consistency check*.



**Figure 146 — Deviation exceeds clock correction bounds in POC:integration consistency check**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the integration attempt and enters the *POC:integration listen* state when the deviation of the startup frames exceeds clock synchronisation bounds while the IUT is in the *POC:integration consistency check* state.

**7.6.9.2 Missing or incomplete startup frames**

— **Test purpose**

Verify the correct startup with the IUT as integrating node and with no or incomplete startup frame during *POC:integration consistency check* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 315.

**Table 315 — Modification to basic configurations for integration consistency check – missing or incomplete startup frames**

Parameter	Modification
<i>pKeySlotID</i>	4
<i>pKeySlotUsedForStartup</i>	false

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT initiates the startup procedure with the CHI command *RUN* 2 000  $\mu$ T after the CHI command *CONFIG\_COMPLETE*.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command *RUN*.
- 7) The LT simulates a CAS *gdCycle*  $\pm$  0,25 \* *gdCycle* after the CHI command *RUN*.
- 8) The LT simulates startup frames in slot 1 of cycles 0 and 1.
- 9) It is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*) 1,5 \* *gdCycle*  $\pm$  0,1 \* *gdCycle* after the CHI command *RUN*.


— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:integration consistency check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_CONSISTENCY\_CHECK*) 2,5 \* *gdCycle*  $\pm$  0,1 \* *gdCycle* after the CHI command *RUN*.
- 2) The LT simulates
  - (a) idle in cycle 2.
  - (b) a short noise (low phase of length 1 \* *gdBit*) in slot 1 of cycle 2.
  - (c) a startup frame in slot 1 of cycle 2 and a short noise (low phase of length 1 \* *gdBit*) in slot 1 of cycle 3.
- 3) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*)
  - (a, b) 4,5 \* *gdCycle*  $\pm$  0,1 \* *gdCycle* or

(c)  $5,5 * gdCycle \pm 0,1 * gdCycle$

after the CHI command RUN.

Figure 147 depicts the missing or incomplete startup frames in *POC:integration consistency check* – missing startup frame in.



**Figure 147 — Missing or incomplete startup frames in *POC:integration consistency check* – missing startup frame in cycle 2**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the integration attempt and enters the *POC:integration listen* state when no or incomplete startup frame is received within one cycle while the IUT is in the *POC:integration consistency check* state.

**7.6.9.3 Sync frames**

— **Test purpose**

Verify correct startup with the IUT as integrating node when only sync frames are received in the *POC:integration consistency check* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 316.

**Table 316 — Modification to basic configurations for integration consistency check – sync frames**

Parameter	Modification
<i>pKeySlotID</i>	4
<i>pKeySlotUsedForStartup</i>	false

— Preamble (setup state)

- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into  $POC:config$  state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into  $POC:ready$  state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the  $POC:integration listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT begins to simulate startup frames in slots 1, 2 and 3 of cycles 7 through 9  $0,2 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 8) It is checked (UT) that the IUT is in the  $POC:initialize schedule$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— Test execution

- 1) It is verified (UT) that the IUT is in the  $POC:integration consistency check$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates sync frames in slots 1, 2 and 3 of cycle 10.
- 3) It is verified (UT) that the IUT is in the  $POC:integration listen$  state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ )  $4,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

Figure 148 depicts the sync frames in  $POC:integration consistency check$ .




Figure 148 — Sync frames in  $POC:integration consistency check$

— Postamble

The UT sets the IUT into  $POC:halt$  state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the integration attempt and enters the *POC:integration listen* state when only sync frames and no startup frames are received within one cycle while the IUT is in the *POC:integration consistency check* state.

**7.6.9.4 Single startup frame or incomplete second startup frame**

— **Test purpose**

Verify correct startup with the IUT as integrating node when startup frames from a single coldstarter or incomplete startup frames from a second coldstarter are received until cycle 5.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 317.

**Table 317 — Modification to basic configurations for integration consistency check – single startup frame or incomplete second startup frame**

Parameter	Modification
<i>pKeySlotID</i>	4
<i>pKeySlotUsedForStartup</i>	false


— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT initiates the startup procedure with the CHI command *RUN* 2 000  $\mu$ T after the CHI command *CONFIG\_COMPLETE*.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command *RUN*.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command *RUN*.
- 8) The LT simulates startup frames in slot 1 of cycles 0 and 1.
- 9) It is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command *RUN*.

— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates startup frames in slot 1 of cycles 2, 3.
- 3) The LT simulates
  - (a) a startup frame in slot 1 of cycle 4.
  - (b) a startup frame in slot 1 of cycle 4 and a short noise in slot 2 of cycle 4.
  - (c) startup frames in slot 1 and 2 of cycle 4, a startup frame in slot 1 of cycle 5 and a short noise in slot 2 of cycle 5.
  - (d) startup frames in slot 1 and 2 of cycles 4 and 5, a startup frame in slot 1 of cycle 6 and a short noise in slot 2 of cycle 6.
  - (e) startup frames in slot 1 and 2 of cycles 4 to 6, a startup frame in slot 1 of cycle 7 and a short noise in slot 2 of cycle 7.
- 4) It is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ )
  - (a, b) in cycle 5, 500  $\mu$ T after cycle start and before NIT.
  - (c) in cycle 6, 500  $\mu$ T after cycle start and before NIT.
  - (d) in cycle 7, 500  $\mu$ T after cycle start and before NIT.
  - (e) in cycle 8, 500  $\mu$ T after cycle start and before NIT.
- 5) It is verified (LT) that the IUT does not send anything
  - (a, b) in cycles 0 to 5.
  - (c) in cycles 0 to 6.
  - (d) in cycles 0 to 7.
  - (e) in cycles 0 to 8.

Figure 149 depicts the single startup frame or incomplete second startup frame in *POC:integration consistency check* – single startup frame.



**Figure 149 — Single startup frame or incomplete second startup frame in *POC:integration consistency check* – single startup frame**



— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the integration attempt and enters the *POC:integration listen* state when the IUT is in the *POC:integration consistency check* state and two startup frames are necessary, but only a single startup frame or a single startup frame combined with an incomplete second startup frame is received.

**7.6.9.5 Integration into starting cluster**

— **Test purpose**

Verify integration of the IUT into a coldstarting cluster. Verify that the IUT does not provide received frames to the UT in the startup states. Verify that the IUT does not transmit frames during startup.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 318.

**Table 318 — Modification to basic configurations for integration consistency check – integration into starting cluster**

Parameter	Modification
<i>pKeySlotID</i>	4
<i>pKeySlotUsedForStartup</i>	false

A receive buffer is assigned to slot 1 in the IUT for the available channel(s).

— **Preamble (setup state)**

The LT simulates three coldstarters (one leading, two following) for this test.


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN 2 000 µT after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500 µT after the CHI command RUN.
- 7) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.

- 8) The LT simulates startup frames in slot 1 of cycles 0 and 1.
- 9) It is checked (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates startup frames in slot 1 of cycles 2 to 8.
- 3) The LT simulates startup frames in slots 2 and 3 of the cycles 4 to 8.
- 4) In the NIT of cycle 7, it is verified (UT) that the receive buffer assigned to slot 1 is not updated, i.e. the receive buffer still holds its initial contents, and that the valid frame indicator signals no reception of a valid frame in the aggregated channel status of the IUT. The IUT does not process the LT's startup frame in slot 1 during startup.
- 5) In cycle 8, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 6) It is verified (LT) that the IUT only sends a frame in slot 4 of cycle 8 holding cycle count 8 and frame ID 4. The sync frame indicator is set to '1', the startup frame indicator is set to '0' and that the IUT does not send any frame before cycle 8.

Figure 150 depicts the integration into starting cluster in *POC:integration consistency check*.



**Figure 150 — Integration into starting cluster in POC:integration consistency check**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT passes the *POC:integration consistency check* state and enters the *POC:normal active* state if at least two startup frames are received within two consecutive even / odd cycle pairs. The IUT does not provide received frames to the UT during startup. The IUT does not transmit frames during startup.

### 7.6.9.6 Integration into running cluster

— **Test purpose**

Verify integration of the IUT into a running cluster.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 319.

**Table 319 — Modification to basic configurations for integration consistency check – integration into running cluster**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT initiates the startup procedure with the CHI command *RUN* 2 000  $\mu$ T after the CHI command *CONFIG\_COMPLETE*.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command *RUN*.
- 7) The LT begins to simulate startup frames in slots 2 and 3 of cycles 1 and 2  $0,2 * gdCycle \pm 0,1 * gdCycle$  after the CHI command *RUN*.
- 8) It is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command *RUN*.


— **Test execution**

This test has to be performed repeatedly with the LT simulating (a) 2 and (b) 15 startup frames in adjacent slots starting at slot 2.

- 1) In cycles 3 to 8, the LT simulates startup frames
  - (a) in slots 2 and 3 and
  - (b) in 15 adjacent slots starting in slot 2.

- 2) It is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ )  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 3) In cycle 8, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 4) It is verified (LT) that the IUT sends a frame in slot 1 of cycle 8 holding cycle count 8 and frame ID 1. The sync frame indicator and the startup frame indicator are set to '0'.

Figure 151 depicts the integration into running cluster in *POC:integration consistency check* – two startup frames.



**Figure 151 — Integration into running cluster in *POC:integration consistency check* – two startup frames**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT passes the *POC:integration consistency check* state and enters the *POC:normal active* state if at least two startup frames are received within two consecutive even / odd cycle pairs.

**7.6.9.7 Startup frame missing in reference slot**

— **Test purpose**

Verify correct startup with the IUT as integrating node when the startup frame in the reference slot is replaced by a startup frame in another slot. Only one startup frame is received per cycle.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 320.

**Table 320 — Modification to basic configurations for integration consistency check – startup frame missing in reference slot**

Parameter	Modification
<i>pKeySlotID</i>	4
<i>pKeySlotUsedForStartup</i>	false

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT initiates the startup procedure with the CHI command *RUN* 2 000  $\mu$ T after the CHI command *CONFIG\_COMPLETE*.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command *RUN*.
- 7) The LT simulates a CAS *gdCycle*  $\pm$  0,25 \* *gdCycle* after the CHI command *RUN*.
- 8) The LT simulates startup frames in slot 1 of cycles 0 and 1.
- 9) It is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*) 1,5 \* *gdCycle*  $\pm$  0,1 \* *gdCycle* after the CHI command *RUN*.

— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:integration consistency check* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_CONSISTENCY\_CHECK*) 2,5 \* *gdCycle*  $\pm$  0,1 \* *gdCycle* after the CHI command *RUN*.
- 2) The LT simulates a startup frame in slot 1 of cycle 2.
- 3) The LT simulates a startup frame in slot 2 of cycle 3.
- 4) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*) 5,5 \* *gdCycle*  $\pm$  0,1 \* *gdCycle* after the CHI command *RUN*.
- 5) It is verified (LT) that the IUT does not send anything during test execution.

Figure 152 depicts the startup frame missing in reference slot in *POC:integration consistency check*.




Figure 152 — Startup frame missing in reference slot in *POC:integration consistency check*

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the integration attempt and enters the *POC:integration listen* state when the startup frame in the reference slot is replaced by a startup frame in another slot while the IUT is in the *POC:integration consistency check* state.

**7.6.9.8 Integration into running cluster with missing startup frame**

— **Test purpose**

Verify integration of the IUT into a running cluster with one missing startup frame while the IUT is in the *POC:integration consistency check* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 321.

Table 321 — Modification to basic configurations for integration consistency check – integration into running cluster with missing startup frame

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.


- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN 2 000  $\mu$ T after the CHI command CONFIG\_COMPLETE.
- 6) It is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*) 2 500  $\mu$ T after the CHI command RUN.
- 7) The LT begins to simulate startup frames for slots 2 and 3 of cycles 1 and 2  $0,2 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 8) It is checked (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

#### — Test execution

This test has to be performed repeatedly with the LT simulating (a) 2 and (b) 15 startup frames in adjacent slots starting at slot 2.

- 1) The LT simulates startup frames
  - (a) in slots 2 and 3 and
  - (b) in 15 adjacent slots starting with slot 2of cycle 3.
- 2) It is verified (UT) that the IUT is in the *POC:integration consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK*)  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 3) The LT simulates a startup frame in slot 2 of cycle 4.
- 4) The LT simulates startup frames
  - (a) in slots 2 and 3 and
  - (b) in 15 adjacent slots starting with slot 2of cycles 5 to 10.
- 5) In cycle 9, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:integration consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK*).
- 6) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State = NORMAL\_ACTIVE*).
- 7) It is verified (LT) that the IUT sends a frame in slot 1 of cycle 10 holding cycle count 10 and frame ID 1. The sync frame indicator and the startup frame indicator are set to '0'.

Figure 153 depicts the integration into running cluster with missing startup frame in *POC:integration consistency check*.



**Figure 153 — Integration into running cluster with missing startup frame in POC:integration consistency check**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT passes the *POC:integration consistency check* state and enters the *POC:normal active* state at the end of an odd cycle if at least two startup frames are received within two consecutive even / odd cycle pairs.

**7.7 Miscellaneous**

**7.7.1 Transmission conflict in static segment**

— **Test purpose**

Verify correct handling of a transmission conflict in the static segment. The IUT shall recognize a transmission conflict, if decoding or channel idle detection is in progress when the IUT starts frame transmission. The IUT shall not abort its transmission upon detection of a transmission conflict. The IUT shall not process frames received while the IUT's transmission is ongoing.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 322.

**Table 322 — Modification to basic configurations for transmission conflict in static segment**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	7
<i>gMaxWithoutClockCorrectionFatal</i>	7

For dual channel test execution a receive buffer and a transmit buffer are assigned to slot 1 / channel A&B in the IUT.



For single channel test execution a receive buffer and a transmit buffer are assigned to slot 1 on the available channel in the IUT.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

The transmit buffer of the IUT is committed for transmission in cycles 7 to 12 and for dual channel test execution also in cycles 13 and 14. The flags and the indicators shall be verified for all available channels. The LT does not simulate startup frames in slot 2 of cycles 7 to 14.

- 1) In the NIT of cycle 7, it is verified (UT) that the syntax error flag / indicator, the content error flag / indicator, the slot boundary violation flag / indicator, the valid frame flag / indicator and the transmission conflict flag / indicator are false in the transmit buffer status of slot 1 and in the aggregated channel status. It is also verified (UT) that the frame transmitted indicator and the slot status updated indicator are true in the transmit buffer status of slot 1. The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot 1 after their verification.
- 2) In cycle 8, the LT simulates a low phase of length *gdActionPointOffset* in slot 1 starting 1 MT after the slot boundary.
- 3) In cycle 8, it is verified (LT) that the IUT transmits its frame in slot 1 disregarding the transmission conflict.
- 4) In the NIT of cycle 8, it is verified (UT) that the syntax error flag / indicator is true, the content error flag / indicator, the slot boundary violation flag / indicator and the valid frame flag / indicator are false and the transmission conflict flag / indicator is true in the transmit buffer status of slot 1 and in the aggregated channel status. It is also verified (UT) that the frame transmitted indicator and the slot status updated indicator are true in the transmit buffer status of slot 1. The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot 1 after their verification.
- 5) In cycle 9, the LT simulates a low phase of length 1 *gdBit* in slot 1 starting 0,5 MT after the slot boundary.
- 6) In cycle 9, it is verified (LT) that the IUT transmits its frame in slot 1 disregarding the transmission before the static slot action point.
- 7) In the NIT of cycle 9, it is verified (UT) that the syntax error flag / indicator is true, the content error flag / indicator, the slot boundary violation flag / indicator, the valid frame flag / indicator and the transmission conflict flag / indicator are false in the transmit buffer status of slot 1 and in the aggregated channel status. It is also verified (UT) that the frame transmitted indicator and the slot status updated indicator are true in the transmit buffer status of slot 1. The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot 1 after their verification.
- 8) In cycle 10, the LT simulates a startup frame (frame ID is 1, cycle count 10, null frame indicator is '0') with payload length 0 starting 1 MT after the static action point of slot 1.
- 9) In cycle 10, it is verified (LT) that the IUT transmits its frame in slot 1 disregarding the transmission conflict.
- 10) In the NIT of cycle 10, it is verified (UT) that the syntax error flag / indicator, the content error flag / indicator, the slot boundary violation flag / indicator, the valid frame flag / indicator and the transmission conflict flag / indicator are false in the transmit buffer status of slot 1 and in the aggregated channel status. It is also verified (UT) that the frame transmitted indicator and the slot

status updated indicator are true in the transmit buffer status of slot 1. The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot 1 after their verification. Additionally, it is verified (UT) that the receive buffer assigned to slot 1 is not updated, i.e. the receive buffer still holds its initial contents (The IUT does not process the LT's startup frame in slot 1).

- 11) In cycle 11, it is verified (LT) that the IUT transmits its frame in slot 1.
- 12) In the NIT of cycle 11, it is verified (UT) that the syntax error flag / indicator, the content error flag / indicator, the slot boundary violation flag / indicator, the valid frame flag / indicator and the transmission conflict flag / indicator are false in the transmit buffer status of slot 1 and in the aggregated channel status. It is also verified (UT) that the frame transmitted indicator and the slot status updated indicator are true in the transmit buffer status of slot 1. The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot 1 after their verification.
- 13) In cycle 12, the LT simulates a low phase of length  $gdActionPointOffset - 1,5$  MT in slot 1 starting 1 MT after the slot boundary.
- 14) In cycle 12, it is verified (LT) that the IUT transmits its frame in slot 1 disregarding the transmission conflict during channel idle recognition.
- 15) In the dynamic segment of cycle 12, it is verified (UT) that the syntax error flag / indicator is true, the content error flag / indicator, the slot boundary violation flag / indicator and the valid frame flag / indicator are false and the transmission conflict flag / indicator is true in the transmit buffer status of slot 1 and in the aggregated channel status. It is also verified (UT) that the frame transmitted indicator and the slot status updated indicator are true in the transmit buffer status of slot 1. The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot 1 after their verification.
- 16) In the NIT of cycle 12, it is verified (UT) that the frame transmitted indicator and the slot status updated indicator are false in the transmit buffer status of slot 1.

**For dual channel test execution add:**

- 17) In cycle 13, the LT simulates a low phase of length  $gdActionPointOffset - 1,5$  MT on channel A in slot 1 starting 1 MT after the slot boundary.
- 18) In cycle 13, it is verified (LT) that the IUT transmits its frame in slot 1 on both channels disregarding the transmission conflict during channel idle recognition on channel A.
- 19) In the NIT of cycle 13, it is verified (UT) that the syntax error flag / indicator is true, the content error flag / indicator, the slot boundary violation flag / indicator and the valid frame flag / indicator are false and the transmission conflict flag / indicator is true for channel A in the transmit buffer status of slot 1 and for channel A in the aggregated channel status. It is also verified (UT) that the syntax error flag / indicator, the content error flag / indicator, the slot boundary violation flag / indicator, the valid frame flag / indicator and the transmission conflict flag / indicator are false for channel B in the transmit buffer status of slot 1 and for channel B in the aggregated channel status.
- 20) In cycle 14, the LT simulates a low phase of length  $gdActionPointOffset - 1,5$  MT on channel B in slot 1 starting 1 MT after the slot boundary.
- 21) In cycle 14, it is verified (LT) that the IUT transmits its frame in slot 1 on both channels disregarding the transmission conflict during channel idle recognition on channel B.
- 22) In the NIT of cycle 14, it is verified (UT) that the syntax error flag / indicator is true, the content error flag / indicator, the slot boundary violation flag / indicator and the valid frame flag / indicator are false and the transmission conflict flag / indicator is true for channel B in the transmit buffer status of slot 1 and for channel B in the aggregated channel status. It is also verified (UT) that the syntax error flag /

indicator, the content error flag / indicator, the slot boundary violation flag / indicator, the valid frame flag / indicator and the transmission conflict flag / indicator are false for channel A in the transmit buffer status of slot 1 and for channel A in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT does not stop frame transmission and sets the proper indication upon detection of a transmission conflict in the static segment. The IUT recognizes a transmission conflict, if decoding or channel idle detection is in progress when the IUT starts frame transmission. The IUT does not process a received frame causing a transmission conflict.

### 7.7.2 Transmission conflict in symbol window

— **Test purpose**

Verify correct handling of a transmission conflict in the symbol window. The IUT shall recognize a transmission conflict, if decoding or channel idle detection is in progress when the IUT starts symbol transmission. The IUT shall not abort its transmission upon detection of a transmission conflict.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

— **Preamble (setup state)**

Preamble II.

— **Test execution**

The flags and the indicators shall be verified for all available channels.

- 1) In the NIT of cycle 7, it is verified (UT) that the syntax error flag / indicator and the transmission conflict flag / indicator are false in the symbol window status and in the aggregated channel status.
- 2) The UT requests the IUT to transmit an MTS in the symbol window of cycle 8.
- 3) In cycle 8, the LT simulates a low phase of length *gdSymbolWindowActionPointOffset* in the symbol window starting 1 MT after the symbol window start.
- 4) It is verified (LT) that the IUT transmits its MTS in the symbol window disregarding the transmission conflict.
- 5) In the NIT of cycle 8, it is verified (UT) that the syntax error flag / indicator and the transmission conflict flag / indicator are true in the symbol window status and in the aggregated channel status.
- 6) The UT requests the IUT to transmit an MTS in the symbol window of cycle 9.
- 7) In cycle 9, the LT simulates a low phase of length 1 *gdBit* in the symbol window starting 0,5 MT after the symbol window start.

- 8) It is verified (LT) that the IUT transmits its MTS in the symbol window disregarding the transmission before the action point.
- 9) In the NIT of cycle 9, it is verified (UT) that the syntax error flag / indicator is false and the transmission conflict flag / indicator is false in the symbol window status and in the aggregated channel status.
- 10) The UT requests the IUT to transmit an MTS in the symbol window of cycle 10.
- 11) In cycle 10, the LT simulates a low phase of length  $gdSymbolWindowActionPointOffset - 1,5$  MT in the symbol window starting 1 MT after the symbol window start.
- 12) It is verified (LT) that the IUT transmits its MTS in the symbol window disregarding the transmission conflict during channel idle recognition.
- 13) In the NIT of cycle 10, it is verified (UT) that the syntax error flag / indicator and the transmission conflict flag / indicator are true in the symbol window status and in the aggregated channel status.
- 14) The UT requests the IUT to transmit an MTS in the symbol window of cycle 11.
- 15) In cycle 11, it is verified (LT) that the IUT transmits its MTS in the symbol window.
- 16) In the NIT of cycle 11, it is verified (UT) that the syntax error flag / indicator and the transmission conflict flag / indicator are false in the symbol window status and in the aggregated channel status.

**For dual channel test execution add:**

- 17) The UT requests the IUT to transmit an MTS in the symbol window of cycle 12.
- 18) In cycle 12, the LT simulates a low phase of length  $gdSymbolWindowActionPointOffset - 1,5$  MT on channel A in the symbol window starting 1 MT after the symbol window start.
- 19) It is verified (LT) that the IUT transmits its MTS on both channels in the symbol window disregarding the transmission conflict during channel idle recognition.
- 20) In the NIT of cycle 12, it is verified (UT) that the syntax error flag / indicator and the transmission conflict flag / indicator are true for channel A in the symbol window status and for channel A in the aggregated channel status. It is also verified (UT) that the syntax error flag / indicator and the transmission conflict flag / indicator are false for channel B in the symbol window status and for channel B in the aggregated channel status.
- 21) The UT requests the IUT to transmit an MTS in the symbol window of cycle 13.
- 22) In cycle 13, the LT simulates a low phase of length  $gdSymbolWindowActionPointOffset - 1,5$  MT on channel B in the symbol window starting 1 MT after the symbol window start.
- 23) It is verified (LT) that the IUT transmits its MTS on both channels in the symbol window disregarding the transmission conflict during channel idle recognition.
- 24) In the NIT of cycle 13, it is verified (UT) that the syntax error flag / indicator and the transmission conflict flag / indicator are true for channel B in the symbol window status and for channel B in the aggregated channel status. It is also verified (UT) that the syntax error flag / indicator and the transmission conflict flag / indicator are false for channel A in the symbol window status and for channel A in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT does not stop MTS transmission and sets the proper indication upon detection of a transmission conflict in the symbol window. The IUT recognizes a transmission conflict, if decoding or channel idle detection is in progress when the IUT starts symbol transmission.

**7.7.3 Traffic in transmission slot**

— **Test purpose**

Verify correct handling of traffic in the IUT's transmission slot. The IUT shall decode and indicate additional traffic within its transmission slot.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 323.

**Table 323 — Modification to basic configurations for traffic in transmission slot**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdStaticSlot [MT]</i>	42	40	68
<i>gMaxWithoutClockCorrectionPassive</i>	7		
<i>gMaxWithoutClockCorrectionFatal</i>	7		
<i>gNumberOfStaticSlots</i>	70	37	21
<i>gPayloadLengthStatic [two-byte word]</i>	1		
<i>gdNIT [MT]</i>	49	17	33

— **Preamble (setup state)**

Preamble II.

— **Test execution**

- 1) The LT does not simulate startup frames in slot 2 of cycles 7 to 12.
- 2) In the NIT of cycle 7, it is verified (UT) that the valid frame flag / indicator, the syntax error flag / indicator, the content error flag / indicator, the boundary violation flag / indicator and the transmission conflict flag / indicator are false in the transmit buffer status of slot 1 and in the aggregated channel status.
- 3) In cycle 8, the LT simulates an additional correct frame in slot 1 (payload preamble indicator, sync frame indicator and startup frame indicator are set to '0', null frame indicator is set to '1', frame ID = 1, cycle count = 8, all payload bytes set to 0x00) starting 3 MT after the end of the IUT's frame. In the NIT of this cycle, it is verified (UT) that the valid frame flag / indicator is false, the syntax error flag / indicator is true, the content error flag / indicator, the boundary violation flag / indicator and the transmission conflict flag / indicator are false in the transmit buffer status of slot 1 and in the aggregated channel status.

- 4) In cycle 9, the LT simulates an additional frame with the frame ID set to 0 (payload preamble indicator, sync frame indicator and startup frame indicator are set to '0', null frame indicator is set to '1', frame ID = 0, cycle count = 9, all payload bytes set to 0x00) in slot 1 starting 3 MT after the end of the IUT's frame. In the NIT of this cycle, it is verified (UT) that the valid frame flag / indicator is false, the syntax error flag / indicator is true, the content error flag / indicator is false, the boundary violation flag / indicator and the transmission conflict flag / indicator are false in the transmit buffer status of slot 1 and in the aggregated channel status.
- 5) In cycle 10, the LT simulates an additional frame (payload preamble indicator, sync frame indicator and startup frame indicator are set to '0', null frame indicator is set to '1', frame ID = 1, cycle count = 10, all payload bytes set to 0x00) starting in slot 1 and ending in slot 2 (the last byte of the frame CRC starts at the boundary to slot 2). In the NIT of this cycle, it is verified (UT) that the valid frame flag / indicator, the syntax error flag / indicator and the content error flag / indicator are false, the boundary violation flag / indicator is true and the transmission conflict flag / indicator is false in the transmit buffer status of slot 1 and in the aggregated channel status.
- 6) In cycle 11, the LT simulates an additional frame (payload preamble indicator, sync frame indicator and startup frame indicator are set to '0', null frame indicator is set to '1', frame ID = 1, cycle count = 11, all payload bytes set to 0x00) with a bit flip in the last bit of the frame CRC in slot 1 starting 3 MT after the end of the IUT's frame. In the NIT of this cycle, it is verified (UT) that the valid frame flag / indicator is false, the syntax error flag / indicator is true, the content error flag / indicator, the boundary violation flag / indicator and the transmission conflict flag / indicator are false in the transmit buffer status of slot 1 and in the aggregated channel status.
- 7) In the NIT of cycle 12, it is verified (UT) that the valid frame flag / indicator, the syntax error flag / indicator, the content error flag / indicator, the boundary violation flag / indicator and the transmission conflict flag / indicator are false in the transmit buffer status of slot 1 and in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator, the syntax error flag / indicator, the content error flag / indicator, the boundary violation flag / indicator and the transmission conflict flag / indicator in the transmit buffer status and in the aggregated channel status are set accordingly.

## 7.7.4 Clock sync startup

### 7.7.4.1 Second startup frame missing (1)

— **Test purpose**

Verify correct startup with the IUT as integrating node when the second startup frame is missing. The IUT shall base the second startup attempt – after startup abortion due to the missing second startup frame in slot 1 / cycle 1 – on the startup frame in slot 1.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 324.

**Table 324 — Modification to basic configurations for clock sync startup – second startup frame missing (1)**

Parameter	Modification
<i>pKeySlotID</i>	4
<i>pKeySlotUsedForStartup</i>	false

The IUT is configured to transmit a sync frame in slot 4 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State* = *READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*).


— **Test execution**

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates a startup frame in slot 1 of cycle 0.
- 3) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 4) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INTEGRATION\_LISTEN*)  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 5) The LT simulates startup frames in slot 1 of cycles 2 and 3.
- 6) The LT simulates startup frames in slot 1 and slot 2 of cycles 4 to 10.
- 7) In cycle 4, 500  $\mu$ T after start of slot 2 and before cycle end, it is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *INITIALIZE\_SCHEDULE*).

- 8) In cycle 5, 500  $\mu$ T after start of slot 2 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK*).
- 9) It is verified (LT) that the IUT does not send anything in cycles 0 to 9.
- 10) In cycle 10, 500  $\mu$ T after cycle start end before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State = NORMAL\_ACTIVE*).
- 11) It is verified (LT) that the IUT sends a frame in slot 4 of cycle 10.

Figure 154 depicts the second startup frame missing (1).



**Figure 154 — Second startup frame missing (1)**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends frames accordingly and enters the correct states. After abortion of the first startup attempt due to the missing startup frame in cycle 1, the IUT ignores the following startup frame with frame ID 1 in cycle 2. Thereafter, the IUT accepts the startup frame with frame ID 1 again in the next even cycle and finishes the startup successfully.

**7.7.4.2 Second startup frame with wrong cycle count**

— **Test purpose**

Verify correct startup with the IUT as integrating node when the second startup frame holds a wrong cycle count. The IUT shall abort the startup because the second startup frame is invalid due to a wrong cycle count.

— **Applicability**

SC, DC.



— **Configuration**

All basic configurations using the modifications as listed in Table 325.

**Table 325 — Modification to basic configurations for clock sync startup – second startup frame with wrong cycle count**

Parameter	Modification
<i>pKeySlotID</i>	4
<i>pKeySlotUsedForStartup</i>	false

The IUT is configured to transmit a sync frame in slot 4 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).

— **Test execution**

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates a startup frame in slot 1 of cycle 0.
- 3) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 4) The LT simulates a startup frame in slot 1 of cycle 1 with the cycle count set to 3.
- 5) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*)  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.

Figure 155 depicts the second startup frame with wrong cycle count.




Figure 155 — Second startup frame with wrong cycle count

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the startup because the second startup frame is invalid due to the wrong cycle count.

**7.7.4.3 Second startup frame in earlier slot**

Verify correct startup with the IUT as integrating node when an additional valid odd startup frame appears in an earlier slot. The IUT shall proceed the startup and ignore the earlier valid startup frame.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 326.

Table 326 — Modification to basic configurations for clock sync startup – second startup frame in earlier slot

Parameter	Modification
<i>pKeySlotID</i>	3
<i>pKeySlotUsedForStartup</i>	false

The IUT is configured to transmit a sync frame in slot 3 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State* = *CONFIG*).


- 3) The UT configures the IUT with the given configuration.  
 The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 4) The UT initiates the startup procedure with the CHI command RUN.
- 5) After 2 500  $\mu$ T it is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).

— **Test execution**

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a startup frame in slot 2 of cycle 0  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 3) The LT simulates startup frames in slots 1 and 2 of cycles 1 to 6.
- 4) In cycle 1, 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration consistency check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK*).
- 5) It is verified (LT) that the IUT does not send anything in cycles 0 to 5.
- 6) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State = NORMAL\_ACTIVE*).
- 7) It is verified (LT) that the IUT sends a frame in slot 3 of cycle 6.

Figure 156 depicts the second startup frame in earlier slot.



**Figure 156 — Second startup frame in earlier slot**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs a successful integration on the startup frame in slot 2 and ignores the startup frame in slot 1 of cycle 1.

**7.7.4.4 Sync frame counting**

— **Test purpose**

Verify correct startup with the IUT as integrating node and correct sync frame counting for even / odd cycles on the available channel(s).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 327.

**Table 327 — Modification to basic configurations for clock sync startup – sync frame counting**

Parameter	Modification
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false

The IUT is configured to transmit a normal frame in slot 1 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).

— **Test execution**

$$t_{AW} \in [0, 500] \mu T$$

For dual channel test execution the test has to be performed in two instances. The LT generates its stimuli for instance 1 on channel A (selected channel is channel A) and for instance 2 on channel B (selected channel is channel B). For single channel tests the active channel is denoted as selected channel in this test case.

- 1)  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN, the LT starts to simulate startup frames
  - (a) in slots 2 and 3 on the selected channel and
  - (b) in 15 adjacent slots starting with slot 2 on the selected channel
 in cycles 0 to 6.

- 2) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 3) In cycle 1, 500  $\mu T$  after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ ).
- 4) In cycle 2, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the number of valid sync frames received or transmitted on the available channel(s) in the even communication cycle is 0.
- 5) In cycle 2, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$ , it is verified (UT) that the sync frame overflow indicator is not set and that
  - (a) the number of valid sync frames received or transmitted on the selected channel in the even communication cycle is 2 and, for dual channel test execution, the number of valid sync frames received or transmitted on the other channel in the even communication cycle is 0 and
  - (b) the number of valid sync frames received or transmitted on the selected channel in the even communication cycle is 15 and, for dual channel test execution, the number of valid sync frames received or transmitted on the other channel in the even communication cycle is 0.
- 6) In cycle 3, 500  $\mu T$  after cycle start and before NIT, it is verified (UT) that the number of valid sync frames received or transmitted on the available channel(s) in the odd communication cycle is 0.
- 7) In cycle 3, within the interval  $t_{AW}$  after the offset correction start  $+10 * gdMacrotick / pdMicrotick \mu T$ , it is verified (UT) that the sync frame overflow indicator is not set and that
  - (a) the number of valid sync frames received or transmitted on the selected channel in the odd communication cycle is 2 and, for dual channel test execution, the number of valid sync frames received or transmitted on the other channel in the odd communication cycle is 0 and
  - (b) the number of valid sync frames received or transmitted on the selected channel in the odd communication cycle is 15 and, for dual channel test execution, the number of valid sync frames received or transmitted on the other channel in the odd communication cycle is 0.
- 8) In cycle 6, 500  $\mu T$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).

Figure 157 depicts the sync frame counting – startup frames on channel A.




Figure 157 — Sync frame counting – startup frames on channel A

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs a successful startup and counts the sync frames correctly.

**7.7.4.5 Sync frame overflow**

— **Test purpose**

Verify correct sync frame overflow indicator after reception of more than *gSyncFrameIDCountMax* sync / startup frames.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 328.

**Table 328 — Modification to basic configurations for clock sync startup – sync frame overflow**

Parameter	Modification			
	I	II	III	IV
<i>gSyncFrameIDCountMax</i>	2	8	15	15
<i>pKeySlotUsedForStartup</i>	false			
<i>pKeySlotUsedForSync</i>	false			

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) After 2 500 μT it is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).

— **Test execution**

- 1) *gdCycle* ± 0,25 \* *gdCycle* after the CHI command RUN, the LT starts to simulate startup frames
  - (I) in 3 adjacent slots,

- (II) in 9 adjacent slots,
- (III) in 16 adjacent slots and
- (IV) in 15 adjacent slots

starting with slot 2 on the available channel(s) in cycles 0 to 6.

- 2) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 3) In cycle 1, 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ ).
- 4) In cycle 4, 500  $\mu$ T after the end of the last slot holding a startup frame and before NIT, it is verified (UT) that
  - (I, II, III) the sync frame overflow indicator is set and
  - (IV) the sync frame overflow indicator is not set.
- 5) (I, II, III) In cycle 4, right after the verification of the sync frame overflow indicator, it is verified (UT) that the UT is able to reset the sync frame overflow indicator.
- 6) In cycle 5, 500  $\mu$ T after end of the last slot holding a startup frame and before symbol window, it is verified (UT) that
  - (I, II, III) the sync frame overflow indicator is set and
  - (IV) the sync frame overflow indicator is not set.

The UT resets the sync frame overflow indicator after its verification.
- 7) In NIT of cycle 5, it is verified (UT) that the sync frame overflow indicator is not set.
- 8) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 9) In cycle 6, 500  $\mu$ T after end of the last slot holding a startup frame and before symbol window the UT resets the sync frame overflow indicator.
- 10) In cycle 7, the LT simulates startup frames in slots 2 and 3 on the available channel(s).
- 11) In cycle 8, the LT simulates startup frames
  - (I) in 2 adjacent slots,
  - (II) in 8 adjacent slots,
  - (III) in 15 adjacent slots and
  - (IV) in 14 adjacent slots

starting with slot 2 on the available channel(s).
- 12) In cycle 8, 500  $\mu$ T after end of the last slot holding a startup frame and before NIT, it is verified (UT) that the sync frame overflow indicator is not set.

13) In cycle 9, the LT simulates startup frames


- (I) in 2 adjacent slots,
- (II) in 8 adjacent slots,
- (III) in 15 adjacent slots and
- (IV) in 14 adjacent slots

starting with slot 3 on the available channel(s).

14) In cycle 9, 500  $\mu$ T after end of the last slot holding a startup frame and before NIT, it is verified (UT) that

- (I, II, III) the sync frame overflow indicator is set and
- (IV) the sync frame overflow indicator is not set.

Figure 158 depicts the sync frame overflow –  $gSyncFrameIDCountMax = 2$ .



**Figure 158 — Sync frame overflow –  $gSyncFrameIDCountMax = 2$**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs a successful startup and indicates sync frame overflows correctly. The sync frame overflow indicator is set when more than  $gSyncFrameIDCountMax$  sync frames are received within a single cycle or an even / odd cycle pair. The UT is able to reset the sync frame overflow indicator.

**7.7.4.6 Second startup frame too late**

— **Test purpose**

Verify clock synchronisation startup when the second startup frame on either channel A or channel B arrives too late.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 329.



**Table 329 — Modification to basic configurations for clock sync startup – second startup frame too late**

Parameter	Modification
<i>pKeySlotID</i>	2

The IUT is configured to transmit a startup frame in slot 2.

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) After 2 500  $\mu$ T it is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*).
- 3) The LT simulates a CAS on both channels  $0,5 * gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 4) The LT simulates startup frames on both channels in slot 1 of cycle 0. The LT's cycle length is  $pMicroPerCycle + pRateCorrectionOut - 50 \mu T$ .
- 5) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 6) In cycle 1, the LT simulates its startup frame
  - (a) on channel A delayed by  $\Delta t = 1,5 * pMicroInitialOffset[A] + 50 \mu T$
  - (b) on channel B delayed by  $\Delta t = 1,5 * pMicroInitialOffset[B] + 50 \mu T$ .
- 7) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_COLDSTART\_CHECK*)  $2 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 8) It is verified (LT) that the IUT does not send any frames during the test execution.

Figure 159 depicts the second startup frame too late – delayed on channel A.




Figure 159 — Second startup frame too late – delayed on channel A

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT does not abort the clock synchronisation startup process due to the delayed second startup frame.

**7.7.4.7 Clock synchronisation startup abortion (1)**

— **Test purpose**

The IUT shall ignore valid even startup frames if their corresponding potential frame start is not detected for any reason.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 330.

Table 330 — Modification to basic configurations for clock sync startup – clock synchronisation startup abortion (1)

Parameter	Modification
<i>pKeySlotID</i>	2

The IUT is configured to transmit a startup frame in slot 2 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).

- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.

#### — Test execution

For dual channel test execution the test has to be performed in two instances. The LT generates its stimuli for instance 1 on channel A and for instance 2 on channel B.

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) After 2 500  $\mu$ T it is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*).
- 3) The LT simulates a CAS  $0,5 * gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 4) In slot 1 of cycle 0, the LT simulates a startup frame with frame ID 1 and cycle count 0.
- 5) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 6) In slot 1 of cycle 1, the LT simulates a startup frame with frame ID 2 and cycle count 0. The time interval between the LT's startup frames is  $pMicroPerCycle + pRateCorrectionOut + 4 \mu$ T.
- 7) It is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*)  $2 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 8) It is verified (LT) that the IUT does not send any frames.

Figure 160 depicts the clock synchronisation startup abortion (1).




Figure 160 — Clock synchronisation startup abortion (1)

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT ignores valid even startup frames if their corresponding potential frame start is not detected for any reason.

**7.7.4.8 Clock synchronisation startup abortion (2)**

— **Test purpose**

Verify clock synchronisation startup abortion due to a frame start on either channel A or channel B arriving before the valid second startup frame on the other channel. The IUT selects the channel on which the frame start is received for startup and ignores the valid second startup frame on the other channel. Eventually, the IUT aborts the clock synchronisation startup because no valid frame is received on the selected channel and the valid second startup frame is ignored.

— **Applicability**

DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 331.

**Table 331 — Modification to basic configurations for clock sync startup – clock synchronisation startup abortion (2)**

Parameter	Modification
<i>pKeySlotID</i>	2

The IUT is configured to transmit a startup frame in slot 2.

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.

— **Test execution**

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) After 2 500 µT it is verified (UT) that the IUT is in the *POC:coldstart listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = COLDSTART\_LISTEN*).
- 3) The LT simulates a CAS on both channels  $0,5 * gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 4) In slot 1 of cycle 0, the LT simulates a startup frame on both channels.

- 5) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ )  $gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 6) In slot 1 of cycle 1, the LT simulates
  - (a) the beginning of a frame (TSS, FSS and BSS) on channel B and, after a delay of  $\Delta t = 1$  MT, a startup frame on channel A and
  - (b) the beginning of a frame (TSS, FSS and BSS) on channel A and, after a delay of  $\Delta t = 1$  MT, a startup frame on channel B.
- 7) It is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ )  $2 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 8) It is verified (LT) that the IUT does not send any frames.

Figure 161 depicts the clock synchronisation startup abortion (2) – test variant (a).



**Figure 161 — Clock synchronisation startup abortion (2) – test variant (a)**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the clock synchronisation startup process.

**7.7.4.9 Clock synchronisation startup retrigger**

— **Test purpose**

Verify clock synchronisation startup when the integration is requested twice while the IUT waits for the second startup frame. The IUT receives a frame start and a valid startup frame within the acceptance window of the second startup frame.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 332.

**Table 332 — Modification to basic configurations for clock sync startup – clock synchronisation startup retrigger**

Parameter	Modification to Basic Configurations				
	1a	1b	2a	2b	3
<i>pdListenTimeout</i> [ $\mu T$ ]	400 242	800 482	400 402	200 282	200 242
<i>pKeySlotID</i>	2				
<i>pRateCorrectionOut</i> [ $\mu T$ ]	121	241	201	141	121
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0				
<i>gdActionPointOffset</i> [MT]	4	4	3	3	6
<i>gdStaticSlot</i> [MT]	35	35	33	33	61
<i>gNumberOfStaticSlots</i>	85	85	45	45	23
<i>gNIT</i> [MT]	14	14	12	12	55
<i>pMacroInitialOffset</i> [A,B][MT]	6	6	4	4	8

$\Delta t = 30$  gdBit for BC1a and BC1b and 25 gdBit for BC2a, BC2b and BC3.

The IUT is configured to transmit a startup frame in slot 2 on the available channel(s).

— **Preamble (setup state)**


- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*).
- 5) The UT clears the *vColdstartInhibit* flag with the CHI command *ALLOW\_COLDSTART*.

— **Test execution**

For dual channel test execution the test has to be performed in two instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B.

- 1) The UT initiates the startup procedure with the CHI command RUN.
- 2) After 2 500  $\mu\text{T}$  it is verified (UT) that the IUT is in the *POC:coldstart listen* state ( $v\text{POC!State} = \text{STARTUP}$  and  $v\text{POC!StartupState} = \text{COLDSTART\_LISTEN}$ ).
- 3) The LT simulates a CAS  $0,5 * gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 4) The LT simulates startup frames in slot 1 of cycles 0 to 7. The LT's cycle length is *pMicroPerCycle*.
- 5) It is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $v\text{POC!State} = \text{STARTUP}$  and  $v\text{POC!StartupState} = \text{INITIALIZE\_SCHEDULE}$ )  $gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 6)  $\Delta t$  before the static action point of slot 1 in cycle 1, the LT simulates the beginning of a frame (TSS, FSS and BSS) followed by an idle phase with a length of 16 *gdBit* and a valid startup frame.
- 7) It is verified (UT) that the IUT is in the *POC:integration coldstart check* state ( $v\text{POC!State} = \text{STARTUP}$  and  $v\text{POC!StartupState} = \text{INTEGRATION\_COLDSTART\_CHECK}$ )  $2 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 8) It is verified (UT) that the rate correction value is  $v\text{InterimRateCorrection} = (gd\text{TSS} \text{Transmitter} + cd\text{FSS} + cd\text{BSS} + 16) * gd\text{Bit} / pd\text{Microtick} - 2 * gd\text{Macro} \text{tick} / pd\text{Micro} \text{tick} + \xi_{\text{IUT}} \mu\text{T}$  and  $v\text{InterimOffsetCorrection} = 0$   $3 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 9) In cycle 4, 500  $\mu\text{T}$  after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:coldstart join* state ( $v\text{POC!State} = \text{STARTUP}$  and  $v\text{POC!StartupState} = \text{COLDSTART\_JOIN}$ ).
- 10) In cycle 7, 500  $\mu\text{T}$  after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $v\text{POC!State} = \text{NORMAL\_ACTIVE}$ ).

Figure 162 depicts the clock synchronisation startup retrigger.



**Figure 162 — Clock synchronisation startup retrigger**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs the startup accordingly. The IUT sets up the clock correctly and reaches *POC:normal active* state.

**7.7.4.10 Startup frames violate accepted startup range in odd cycle**

— **Test purpose**

Verify the correct handling of startup frames appearing outside of the accepted startup range during cycle 3.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 333.

**Table 333 — Modification to basic configurations for clock sync startup – startup frames violate accepted startup range in odd cycle**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gPayloadLengthStatic</i> [two-byte word]	0	0	0
<i>pdAcceptedStartupRange</i> [ $\mu T$ ]	80	80	80
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0	0	0
<i>pKeySlotID</i>	3	3	3
<i>pKeySlotUsedForStartup</i>	false	false	false
<i>pKeySlotUsedForSync</i>	false	false	false
<i>gdNIT</i> [MT]	14	11	11
<i>gdActionPointOffset</i> [MT]	4	4	3
<i>gdActionPointOffset</i> [MT]	6	5	5
<i>pMacroInitialOffset</i> [B] [MT]	6	5	5

The IUT is an integrating node and is configured to send a static frame in slot 3.

The test has to be performed with a  $\Delta t$  of  $-(pdAcceptedStartupRange + 2)$  and  $+(pdAcceptedStartupRange + 2)$   $\mu T$ .

— **Preamble (setup state)**


- 1) The UT resets the IUT ( $vPOC!State = DEFAULT\_CONFIG$ ).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG ( $vPOC!State = CONFIG$ ).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE ( $vPOC!State = READY$ ).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) After 2 500  $\mu T$  it is checked (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ).



— **Test execution**

- 1) The LT begins to simulate startup frames in slots 1 and 2 of cycles 0 to 4  $0,5 * gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) In cycle 0, 500  $\mu$ T after the start of slot 2 and before NIT, it is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ).
- 3) In cycle 1, 500  $\mu$ T after the start of slot 2 and before NIT, it is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ ).
- 4) The LT shifts its startup frames by  $\Delta t$  in cycle 3.
- 5) In cycle 4 of the LT, 500  $\mu$ T after the LT's cycle start, it is verified (UT) that the IUT is in the *POC:integration listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_LISTEN$ ) and, in the NIT of the LT's cycle 4, that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ).

Figure 163 depicts the startup frames violate accepted startup range in odd cycle;  $\Delta t = - (pdAcceptedStartupRange + 2) \mu$ T.



**Figure 163 — Startup frames violate accepted startup range in odd cycle;  
 $\Delta t = - (pdAcceptedStartupRange + 2) \mu$ T**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT aborts the startup when startup frames outside of the accepted startup range are received within cycle 3.

**7.7.4.11 Second startup frame missing (2)**

— **Test purpose**

Verify correct startup with the IUT as integrating node when the second startup frame is missing. The IUT shall base the second startup attempt – after startup abortion due to the missing second startup frame in slot 1 / cycle 1 – on the startup frame in slot 4.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 334.

**Table 334 — Modification to basic configurations for clock sync startup – second startup frame missing (2)**

Parameter	Modification
<i>pKeySlotID</i>	3
<i>pKeySlotUsedForStartup</i>	false

The IUT is configured to transmit a sync frame in slot 3 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) After 2 500 μT it is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).

— **Test execution**

For dual channel test execution this test has to be performed in three instances. The LT generates startup frames in slots 1 and 4 for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a CAS  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) The LT simulates a startup frame in slot 1 of cycle 0.
- 3) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 4) It is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*)  $2,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 5) The LT simulates startup frames in slot 1 and slot 4 of cycles 2 to 8.
- 6) In slot 3 of cycle 2, it is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).
- 7) In slot 6 of cycle 2, it is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*).

- 8) In slot 3 of cycle 3, it is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ).
- 9) In slot 6 of cycle 3, it is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ ).
- 10) It is verified (LT) that the IUT does not send anything in cycles 0 to 7.
- 11) In cycle 8, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 12) It is verified (LT) that the IUT sends a frame in slot 3 of cycle 8.

Figure 164 depicts the second startup frame missing (2).




Figure 164 — Second startup frame missing (2)

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sends frames accordingly and enters the correct states. After abortion of the first startup attempt due to the missing startup frame in cycle 1, the IUT ignores the following startup frame with frame ID 1 in cycle 2 and accepts the startup frame with frame ID 4 in cycle 2. The IUT finishes the startup successfully.

**7.7.4.12 Second valid startup frame too early**

— **Test purpose**

Verify correct startup with the IUT as integrating node when the odd startup frame is received too early.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 335.

**Table 335 — Modification to basic configurations for clock sync startup – second valid startup frame too early**

Parameter	Modification
<i>pKeySlotID</i>	3
<i>pKeySlotUsedForStartup</i>	false

The IUT is configured to transmit a sync frame in slot 3 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).

— **Test execution**

For dual channel test execution this test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a startup frame in slot 2 of cycle 0  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 3) In cycle 1, the LT starts the simulation of the startup frame in slot 2  $pRateCorrectionOut + 4 \mu$ T earlier. I.e., the time interval between the LT's startup frames in cycles 0 and 1 is  $pMicroPerCycle - pRateCorrectionOut - 4 \mu$ T.
- 4) In cycle 2, within 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).
- 5) The LT simulates startup frames in slot 2 of cycles 2 to 12.
- 6) In cycle 3, within 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).
- 7) In cycle 4, within 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*).

- 8) In cycle 5, within 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ ).
- 9) The LT simulates startup frames in slots 1 of cycles 8 to 12.
- 10) It is verified (LT) that the IUT does not send anything in cycles 0 to 11.
- 11) In cycle 12, within 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 12) It is verified (LT) that the IUT sends a frame in slot 3 of cycle 12.

Figure 165 depicts the second valid startup frame too early.




Figure 165 — Second valid startup frame too early

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT restarts integration after the odd startup frame in cycle 1 was received too early.

**7.7.4.13 Second odd startup frame too late**

— **Test purpose**

Verify correct startup with the IUT as integrating node when a valid odd startup frame appears too late. The IUT shall proceed the startup and ignore the frame ID that was too late.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 336.

**Table 336 — Modification to basic configurations for clock sync startup – second odd startup frame too late**

Parameter	Modification
<i>pKeySlotID</i>	3
<i>pKeySlotUsedForStartup</i>	false

The IUT is configured to transmit a sync frame in slot 3 on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG (*vPOC!State = CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE (*vPOC!State = READY*).
- 5) The UT initiates the startup procedure with the CHI command RUN.
- 6) After 2 500  $\mu$ T it is checked (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).


— **Test execution**

For dual channel test execution the test has to be performed in three instances. The LT generates its stimuli for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) The LT simulates a valid startup frame with ID 1 in slot 2 of cycle 0  $gdCycle \pm 0,25 * gdCycle$  after the CHI command RUN.
- 2) It is verified (UT) that the IUT is in the *POC:initialize schedule* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INITIALIZE\_SCHEDULE*)  $1,5 * gdCycle \pm 0,1 * gdCycle$  after the CHI command RUN.
- 3) The LT simulates a startup frame in slot 2 of cycle 1.
- 4) In cycle 1, 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).
- 5) The LT simulates a startup frame in slot 1 of cycle 2.
- 6) In cycle 2, 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).
- 7) The LT simulates startup frames in slot 1 and 2 of cycle 3 to 10.
- 8) In cycle 3, 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration listen* state (*vPOC!State = STARTUP* and *vPOC!StartupState = INTEGRATION\_LISTEN*).

- 9) In cycle 4, 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:initialize schedule* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INITIALIZE\_SCHEDULE$ ).
- 10) In cycle 5, 500  $\mu$ T after start of slot 3 and before cycle end, it is verified (UT) that the IUT is in the *POC:integration consistency check* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = INTEGRATION\_CONSISTENCY\_CHECK$ ).
- 11) It is verified (LT) that the IUT does not send anything in cycles 0 to 9.
- 12) In cycle 10, 500  $\mu$ T after cycle start and before cycle end, it is verified (UT) that the IUT is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 13) It is verified (LT) that the IUT sends a frame in slot 3 of cycle 10.

Figure 166 depicts the second odd startup frame too late.



**Figure 166 — Second odd startup frame too late**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT performs a successful integration beginning with cycle 4.

**7.7.5 Frame format**

— **Test purpose**

Verify correct frame format of static and dynamic frames sent by the IUT. Verify that the IUT uses the configured header CRCs and does not generate them by itself. Verify correct behaviour of TxEN signal. Verify correct generation of DTS with minimal length of 1 bit.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 337, Table 338 and Table 339.

**Table 337 — Modification to basic configurations 1a and 1b for clock sync startup – frame format**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	97	99	101	97	99	101
<i>gdMinislot</i> [MT]	5			5		
<i>gdMinislotActionPointOffset</i> [MT]	2			2		
<i>gdTSSTransmitter</i> [gdBit]	11	12	13	11	12	13
<i>gNumberOfMinislots</i>	393			393		
<i>gPayloadLengthStatic</i> [two-byte word]	1			1		
<i>gdNIT</i> [MT]	18			18		
<i>pClusterDriftDamping</i> [ $\mu$ T]	0			0		
<i>pDecodingCorrection</i> [ $\mu$ T]	52	56	60	104	112	120
<i>pKeySlotID</i>	2			2		
<i>pMacroInitialOffset</i> [A,B] [MT]	6			6		
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	23	19	15	46	38	30

**Table 338 — Modification to basic configurations 2a and 2b for clock sync startup – frame format**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	80	82	84	80	82	84
<i>gdMinislot</i> [MT]	5			5		
<i>gdMinislotActionPointOffset</i> [MT]	2			2		
<i>gdTSSTransmitter</i> [gdBit]	6	7	8	6	7	8
<i>gNumberOfMinislots</i>	195			195		
<i>gPayloadLengthStatic</i> [two-byte word]	1			1		
<i>gdNIT</i> [MT]	16			16		
<i>pClusterDriftDamping</i> [ $\mu$ T]	2			0		
<i>pDecodingCorrection</i> [ $\mu$ T]	64	72	80	32	36	40
<i>pKeySlotID</i>	2			2		
<i>pMacroInitialOffset</i> [A,B] [MT]	4	5		4	5	
<i>pMicroInitialOffset</i> [A,B] [ $\mu$ T]	6	78	70	3	39	35



**Table 339 — Modification to basic configuration 3 for clock sync startup – frame format**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdCASRxLowMax</i> [gdBit]	72	74	74
<i>gdMinislot</i> [MT]	5		
<i>gdMinislotActionPointOffset</i> [MT]	2		
<i>gdTSSTransmitter</i> [gdBit]	4	5	
<i>gNumberOfMinislots</i>	202		
<i>gPayloadLengthStatic</i> [two-byte word]	1		
<i>gdNIT</i> [MT]	15		
<i>pClusterDriftDamping</i> [μT]	0		
<i>pDecodingCorrection</i> [μT]	48	56	
<i>pKeySlotID</i>	2		
<i>pMacroInitialOffset</i> [A,B] [MT]	5		
<i>pMicroInitialOffset</i> [A,B] [μT]	22	14	

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{FiStat}}[\mu\text{s}] = (gdTSSTransmitter + cdFSS + 50 + gPayloadLengthStatic * 20 + 30 + cdFES) * gdBit.$$

$$n_{\text{FiDyn}}[\mu\text{s}] = \text{ceil}((gdTSSTransmitter + cdFSS + 50 + 3 * 20 + 30 + cdFES + 1) * gdBit / (gdMinislot * gdMacroTICK)) * (gdMinislot * gdMacroTICK).$$

The IUT is configured to transmit a startup frame in slot 2, a static frame in slot 10 and a dynamic frame in slot  $n_{\text{dyn}}$ . The dynamic payload length is 3 two-byte words. The static payload in slot 10 is 0x01 in byte 0 and 0x02 in byte 1, the dynamic payload in slot  $n_{\text{dyn}}$  0x10 in byte 0, 0x20 in byte 1, ..., and 0x60 in byte 5. The IUT's startup frame is always transmitted as null frame.

— **Preamble (setup state)**

Preamble I with the modification that in cycle 6 the IUT transmits a startup frame with the null frame indicator set to '0'.

NOTE The measurements in this test execution shall be done by measuring a continuous bit stream length and not a difference between two time stamps. Therefore a tolerance of  $\pm 1 \sigma T$  instead of  $\pm 2 \sigma T$  is applied.

— **Test execution**

- 1) In cycle 8, the LT simulates its frame in slot 1 correctly.
- 2) In slot 1 of cycle 8, the UT configures the header CRC for the static frame in slot 10 to 0x123 and for the dynamic frame in slot  $n_{\text{dyn}}$  to 0x321. Those invalid header CRCs are used to verify that the IUT does not generate header CRCs by itself.
- 3) In cycle 8, it is verified (LT) that the IUT transmits its frames according to the data link layer specification, i.e. the TSS comprises a low phase of length  $gdTSSTransmitter * gdBit * p\text{SamplesPerMicroTICK} / pd\text{MicroTICK} \pm 1 \sigma T$ ,

the FSS a high phase of length  $1 * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$ ,  
 every BSS a high phase of length  $1 * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  followed by  
 a low phase of length  $1 * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$ ,  
 the FES a low phase of length  $1 * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  followed by a  
 high phase of length  $1 * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  and  
 every other bit within the frame a corresponding high or low phase of length  
 $1 * gdBit * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$ .

The static frames in slots 2 and 10 exhibit a length of  $n_{FIDStat} * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  and the dynamic frame in slot  $n_{dyn}$  exhibits a length of  $n_{FIDyn} * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$ .

It is also verified (LT) that the TxEN output and the TxD output become low simultaneously, at the beginning of the TSS and that the TxEN output stays low for a period of  $n_{FIDStat} * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  for the static frames in slot 2 and 10 and  $(n_{FIDyn} + 1 * gdBit) * pSamplesPerMicrotick / pdMicrotick \pm 1 \sigma T$  for the dynamic frame in slot  $n_{dyn}$ .

The TxD outputs reflect the transmitted frames holding the respective values as shown in Table 340.

**Table 340 — Expected transmission of the IUT at the TxD outputs**

Frame element	Value				
	Slot 2	Slot 10	basic configuration		
			1a/1b	2a/2b	3
	Slot $n_{dyn}$				
Reserved Bit	0				
Payload Preamble Indicator	0	1	0		
Null Frame Indicator	0	1	1		
Sync Frame Indicator	1	0	0		
Startup Frame Indicator	1	0	0		
Frame ID	2	10	86	46	26
Payload Length	1	1	3		
Header CRC	0x026	0x123	0x321		
Cycle Count	8				
Data 0	0x00	0x01	0x10		
Data 1	0x00	0x02	0x20		
Data 2	–	–	0x30		
Data 3	–	–	0x40		
Data 4	–	–	0x50		
Data 5	–	–	0x60		
Frame CRC 0 on channel A	0xF3	0x64	0x47	0x96	0xB0
Frame CRC 1 on channel A	0x39	0x6D	0x43	0xC9	0x72
Frame CRC 2 on channel A	0xC1	0x70	0x80	0xD1	0xEB
Frame CRC 0 on channel B	0xD5	0x42	0xE6	0x37	0x11
Frame CRC 1 on channel B	0xB9	0xED	0xD9	0x53	0xE8
Frame CRC 2 on channel B	0x10	0xA1	0xBE	0xEF	0xD5

Each transition of the TxD and TxEN states of the frame shall be placed at the respective nominal position with an allowed deviation of  $\pm 1 \sigma_T$ .

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT transmits static and dynamic frames exhibiting proper timing and logical values. The IUT transmits the configured header CRCs.

### 7.7.6 Transmission across slot boundary violation

— **Test purpose**

Verify correct behaviour of the IUT when a transmission across slot boundary violation occurs. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition to *POC:halt*, initiated by a fatal protocol error).

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 341, Table 342 and Table 343.

**Table 341 — Modification to basic configurations 1a and 1b for transmission across slot boundary violation**

Parameter	Modification to Basic Configurations							
	1a				1b			
	I	II	III	IV	I	II	III	IV
<i>gdActionPointOffset [MT]</i>	4				4			
<i>gdCASRxLowMax [gdBit]</i>	105				105			
<i>gdMinislotActionPointOffset [MT]</i>	4				4			
<i>gdStaticSlot [MT]</i>	24 <sup>a</sup>				24 <sup>a</sup>			
<i>gdSymbolWindow [MT]</i>	40			0	40			0
<i>gdTSSTransmitter [gdBit]</i>	15				15			
<i>gNumberOfMinislots</i>	323		0		323		0	
<i>gNumberOfStaticSlots</i>	85		206		85		206	
<i>gdNIT [MT]</i>	13		16	56	13		16	56
<i>pDecodingCorrection [<math>\mu</math>T]</i>	68				136			
<i>pKeySlotID</i>	1	85	206		1	85	206	
<i>pLatestTx [Minislot]</i>	188		0		188		0	
<i>pMacroInitialOffset[A,B] [MT]</i>	6				6			
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	7				14			
<sup>a</sup> intentional protocol constraints violation.								

**Table 342 — Modification to basic configurations 2a and 2b for transmission across slot boundary violation**

Parameter	Modification to Basic Configurations							
	2a				2b			
	I	II	III	IV	I	II	III	IV
<i>gdActionPointOffset [MT]</i>	4				3			
<i>gdCASRxLowMax [gdBit]</i>	80				80			
<i>gdMinislotActionPointOffset [MT]</i>	4				3			
<i>gdStaticSlot [MT]</i>	23 <sup>a</sup>				22 <sup>a</sup>			
<i>gdSymbolWindow [MT]</i>	23			0	23			0
<i>gdTSSTransmitter [gdBit]</i>	6				6			
<i>gNumberOfMinislots</i>	204		0		204		0	
<i>gNumberOfStaticSlots</i>	45		106		45		106	
<i>gdNIT [MT]</i>	14		39	62	59		145	168
<i>pDecodingCorrection [<math>\mu</math>T]</i>	64				32			
<i>pKeySlotID</i>	1	45	106		1	45	106	
<i>pLatestTx [Minislot]</i>	101		0		101		0	
<i>pMacroInitialOffset[A,B] [MT]</i>	5				4			
<i>pMicroInitialOffset[A,B] [<math>\mu</math>T]</i>	6				3			
<sup>a</sup> intentional protocol constraints violation.								

**Table 343 — Modification to basic configuration 3 for transmission across slot boundary violation**

Parameter	Modification to Basic Configuration			
	3			
	I	II	III	IV
<i>gdActionPointOffset</i> [MT]	3			
<i>gdCASRxLowMax</i> [gdBit]	74			
<i>gdMinislotActionPointOffset</i> [MT]	3			
<i>gdStaticSlot</i> [MT]	41 <sup>a</sup>			
<i>gdSymbolWindow</i> [MT]	24			0
<i>gdTSSTransmitter</i> [gdBit]	5			
<i>gNumberOfMinislots</i>	198		0	
<i>gNumberOfStaticSlots</i>	25		57	
<i>gdNIT</i> [MT]	65		139	163
<i>pDecodingCorrection</i> [μT]	56			
<i>pKeySlotID</i>	1	25	57	
<i>pLatestTx</i> [Minislot]	68		0	
<i>pMacroInitialOffset</i> [A,B] [MT]	5			
<i>pMicroInitialOffset</i> [A,B] [μT]	14			
<sup>a</sup> intentional protocol constraints violation.				

The IUT is configured to transmit a startup frame in the slot *pKeySlotID* on the available channel(s).

— **Preamble (setup state)**

- 1) The UT resets the IUT (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the IUT into *POC:config* state with the CHI command *CONFIG* (*vPOC!State* = *CONFIG*).
- 3) The UT configures the IUT with the given configuration.
- 4) The UT sets the IUT into *POC:ready* state with the CHI command *CONFIG\_COMPLETE* (*vPOC!State* = *READY*). The UT waits 2 000 μT to assure completion of the CHI command.
- 5) The UT enables interrupt requests of the IUT for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests. The UT clears (resets) the interrupt status indication flags of the IUT for all interrupt sources.
- 6) The UT clears the *vColdstartInhibit* flag with the CHI command *ALLOW\_COLDSTART*. The UT waits 2 000 μT to assure completion of the CHI command.
- 7) The UT initiates the startup procedure with the CHI command *RUN 2 \* cChannelIdleDelimiter* after the CHI command *ALLOW\_COLDSTART*.

- 8) After 2 500  $\mu$ T it is checked (UT) that the IUT is in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_LISTEN$ ).
- 9) It is checked (LT) that the IUT sends a CAS (low phase of length  $gdTSSTransmitter + cdCAS$ ) starting  $pdListenTimeout + cdCASActionPointOffset * gdMacrotick / pdMicrotick \pm 0,05 * pdListenTimeout$   $\mu$ T after the UT has initiated the startup procedure via CHI command RUN.
- 10) It is checked (UT) that the IUT is in the *POC:coldstart collision resolution* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART\_COLLISION\_RESOLUTION$ )  $pdListenTimeout + (gdTSSTransmitter + cdCAS) * gdBit / pdMicrotick + 2 500$   $\mu$ T after the CHI command RUN.

— **Test execution**

- 1) It is verified (UT) that the IUT is in the *POC:halt* state ( $vPOC!State = STARTUP$  and  $vPOC!FREEZE = true$ ) and that the transmission across slot boundary violation indicator(s) for the available channel(s) is(are) set  $pdListenTimeout + (pKeySlotID + 2) * gdStaticSlot * gdMacrotick / pdMicrotick + 2 500$   $\mu$ T after the CHI command RUN.
- 2) It is verified (LT) that the IUT transmits the frame header and the first payload bytes of its startup frame in static slot  $pKeySlotID$  on the available channel(s). All payload bits are expected to be 0. It is also verified (LT) that the IUT stops the ongoing transmission and that TxEN and TxD become high simultaneously at the end of slot  $pKeySlotID$  on the available channel(s).
- 3) It is verified (UT) that the IUT has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The IUT is already in *POC:halt* state.

— **Pass criteria**

The IUT detects the fatal protocol error, sets the transmission across slot boundary violation indicators and enters *POC:halt* state. The IUT indicates an interrupt request on the POC state transition to *POC:halt* state.

**7.7.7 Clock correction failed counter reset in POC:normal active**

— **Test purpose**

Verify that the clock correction failed counter is incremented and reset in odd cycles only while the IUT is in *POC:normal active* state.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 344.

**Table 344 — Modification to basic configurations for clock correction failed counter reset in POC:normal active**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	3
<i>gMaxWithoutClockCorrectionFatal</i>	3

— **Preamble (setup state)**

Preamble II.

The LT simulates two following coldstarters. The LT simulates startup frames in slot 2 and in slot 3. The IUT is configured to transmit a startup frame in slot 1 and a static frame in slot 4.

The preamble is supplemented by the following statement: "In cycle 4, the LT begins to simulate startup frames in slot 2 and in slot 3.

— **Test execution**

- 1) In cycle 8, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 0.
- 2) In cycles 8 to 14, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the IUT is in the *POC:normal active* state (*vPOC!State* = *NORMAL\_ACTIVE*) and that *vPOC!ErrorMode* is *ACTIVE*.
- 3) In cycle 9, the LT stops frame simulation.
- 4) In cycle 10, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 1.
- 5) In cycle 11, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 1.
- 6) In cycle 12, the LT resumes frame transmission.
- 7) In cycle 12, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 2.
- 8) In cycle 13, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 2.
- 9) In cycle 14, 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the clock correction failed counter is *vClockCorrectionFailed* = 0.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT increments and resets the clock correction failed counter in odd cycles only while in *POC:normal active* state.



### 7.7.8 WUDOP transmission across symbol window boundary

— **Test purpose**

Verify the correct handling when the IUT transmits a WUDOP crossing the end of the symbol window.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 345.

**Table 345 — Modification to basic configurations for WUDOP transmission across symbol window boundary**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdSymbolWindowActionPointOffset [MT]</i>	30	15	12

— **Preamble (setup state)**

Preamble II.

— **Test execution**

For dual channel test execution has to be performed in three instances. The UT configures the IUT to transmit a WUDOP for instance 1 on channel A, for instance 2 on channel B and for instance 3 on both channels.

- 1) In cycle 7, within 500  $\mu$ T after the cycle start and before the dynamic segment, it is verified (UT) that *vPOC!Freeze* = false and that the transmission across slot boundary violation indicator(s) is(are) reset for the available channel(s).
- 2) In cycle 7, within 500  $\mu$ T after the cycle start and before the dynamic segment, the UT requests the IUT to transmit a WUDOP in the symbol window of cycle 7.
- 3) Within 500  $\mu$ T and 2 500  $\mu$ T after symbol window end of cycle 7, it is verified (UT) that the IUT is in the *POC:halt* state (*vPOC!State* = *NORMAL\_ACTIVE*), that *vPOC!Freeze* = true and that the transmission across slot boundary violation indicator(s) is(are) set for the channel(s) on which the IUT started WUDOP transmission.

— **Postamble**

None. The IUT is already in the *POC:halt* state.

— **Pass criteria**

The IUT enters the *POC:halt* state and sets *vPOC!Freeze* = true and the transmission across slot boundary violation indicator(s) accordingly.

## 7.7.9 Dynamic segment robustness

### 7.7.9.1 Resynchronization attempt after single short noise

#### — Test purpose

Verify slot counting in the dynamic segment without noise. Verify correct slot counting and blocking of frame transmission in the dynamic segment after the occurrence of noise with a length less than *cFrameThreshold*.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 346, Table 347 and Table 348.

**Table 346 — Modification to basic configurations 1a and 1b for dynamic segment robustness – resynchronization attempt after single short noise**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2	0	1	2
<i>gdMinislot [MT]</i>	6			6		
<i>gdMinislotActionPointOffset [MT]</i>	2			2		
<i>gNumberOfMinislots</i>	328			328		
<i>gdNIT [MT]</i>	15			15		
<i>pLatestTx [Minislot]</i>	284	283	282	284	283	282

**Table 347 — Modification to basic configurations 2a and 2b for dynamic segment robustness – resynchronization attempt after single short noise**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2	0	1	2
<i>gdMinislot [MT]</i>	7			7		
<i>gdMinislotActionPointOffset [MT]</i>	3			3		
<i>gNumberOfMinislots</i>	140			140		
<i>gdNIT [MT]</i>	12			12		
<i>pLatestTx [Minislot]</i>	102	101	100	102	101	100

**Table 348 — Modification to basic configuration 3 for dynamic segment robustness – resynchronization attempt after single short noise**

Parameter	Modification to Basic Configuration 3		
	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2
<i>gdMinislot [MT]</i>	7		
<i>gdMinislotActionPointOffset [MT]</i>	2	3	
<i>gNumberOfMinislots</i>	145		
<i>gdNIT [MT]</i>	10	11	
<i>pLatestTx [Minislot]</i>	69	68	67

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

The IUT is configured to transmit frames in the dynamic slots  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  with the payload 0xAA in byte 1 and 0x55 in byte 2 in continuous transmission mode on the active channel(s).

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, it is verified (LT) that the IUT transmits its frames in the dynamic slots  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  correctly.
- 2) In cycle 9, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
It is also verified (UT) that *vDynResyncAttempt[Ch]* is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slot  $n_{\text{dyn}}$  and resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slots  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  after their verification.
- 3) In cycle 10, the LT simulates noise (a low phase) on the active channel(s)
  - (a) starting at the action point of minislot 1 and ending  $5 * g\text{dBit}$  after the action point of minislot 1.
  - (b) starting at the action point of minislot 1 and ending  $5 * g\text{dBit}$  before the end of minislot 1.
  - (c) starting at the action point of minislot 1 and ending  $5 * g\text{dBit}$  after the end of minislot 1.
  - (d) starting  $5 * g\text{dBit}$  before the end of minislot 1 and ending  $5 * g\text{dBit}$  before the end of minislot 2.
- 4) In the dynamic segment of cycle 10, 50  $\mu\text{T}$  after the start of minislots 1, 2, 3 and 4 and before the respective minislot end, it is verified (UT) that the slot counter(s) (*vSlotCounter[A]* and / or *vSlotCounter[B]*) exhibit(s) the values
  - (a)  $n_{\text{dyn}}, n_{\text{dyn}} + 1, n_{\text{dyn}} + 2$  and  $n_{\text{dyn}} + 2,$

(b, c)  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 2$  and  $n_{\text{dyn}} + 3$  and

(d)  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 1$ .

5) In the dynamic segment of cycle 10, it is verified (LT) that the IUT

(a) transmits only the frame in the dynamic slot  $n_{\text{dyn}} + 2$ ,

(b, c) does not transmit any frame and

(d) transmits its frames in the dynamic slots  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$ .

6) In cycle 10, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.

It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is

(a, b, c) true and

(d) false

in the dynamic segment status.

The UT resets the slot status updated indicator in the slot status data of slot  $n_{\text{dyn}}$  and resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slots  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  after their verification.

7) In cycle 11, it is verified (LT) that the IUT transmits its frames in the dynamic slots  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  correctly.

8) In cycle 11, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.

It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is false in the dynamic segment status.

Table 349 defines the transmit buffer status and slot status data for *dynamic segment robustness – resynchronization attempt after single short noise*.

**Table 349 — Transmit buffer status and slot status data for dynamic segment robustness – resynchronization attempt after single short noise**

Cycle	9 and 11			10		
Slot	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$
Frame transmitted indicator	-	true	true	-	(d) true (a, b, c) false	(a, d) true (b, c) false
Transmission conflict flag	-	false	false	-	(a, d) false (b, c) -	false
Syntax error flag	false	false	false	true	(a, d) false (b, c) -	false
Slot boundary violation flag	false	false	false	false	(a, d) false (b, c) -	false
Slot status updated indicator	true	true	true	true	(a, d) true (b, c) false	true

Table 350 defines the aggregated channel status for *dynamic segment robustness – resynchronization attempt after single short noise*.

**Table 350 — Aggregated channel status for dynamic segment robustness – resynchronization attempt after single short noise**

Cycle	9 and 11	10
Syntax error indicator	false	true
Slot boundary violation indicator	false	false
Transmission conflict indicator	false	false

Figure 167 depicts the resynchronization attempt after single short noise – cycle 10.




Figure 167 — Resynchronization attempt after single short noise – cycle 10

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sets the transmission conflict flag / indicator, the syntax error flag / indicator, the frame transmitted indicator, the slot status updated indicator, slot boundary violation flag / indicator and the value of *vDynResyncAttempt[Ch]* accordingly and performs slot counting and dynamic frame transmission as expected.

### 7.7.9.2 Resynchronization attempt after multiple short noise

#### — Test purpose

Verify correct slot counting and blocking of frame transmission in the dynamic segment after the occurrence of multiple noise with a length less than  $cFrameThreshold$ .

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations using the modifications as listed in Table 351.

**Table 351 — Modification to basic configurations for dynamic segment robustness – resynchronization attempt after multiple short noise**

Parameter	Modification		
	I	II	III
$gdDynamicSlotIdlePhase$ [Minislot]	0	1	2

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

The IUT is configured to transmit frames in the dynamic slots  $n_{dyn} + 1$ ,  $n_{dyn} + 2$  and  $n_{dyn} + 3$  with the payload 0xAA in byte 1 and 0x55 in byte 2 in continuous transmission mode on the active channel(s).

#### — Preamble (setup state)

Preamble III.

#### — Test execution

- 1) In cycle 9, it is verified (LT) that the IUT transmits its frames in the dynamic slots  $n_{dyn} + 1$ ,  $n_{dyn} + 2$  and  $n_{dyn} + 3$  correctly.
- 2) In cycle 9, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified(UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is false in the dynamic segment status.  
The UT resets the slot status updated indicator in the slot status data of slot  $n_{dyn}$  and resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slots  $n_{dyn} + 1$ ,  $n_{dyn} + 2$  and  $n_{dyn} + 3$  after their verification.
- 3) In minislot 1 of cycle 10, the LT simulates a low phase on the active channel(s) starting at the minislot action point and ending  $5 * gdBit$  before the end of the minislot.
- 4) In minislot 2 of cycle 10, the LT simulates a low phase on the active channel(s) starting at the minislot action point and ending  $12 * gdBit$  before the end of the minislot.
- 5) In the dynamic segment of cycle 10, 50  $\mu$ T after the start of minislots 1, 2, 3 and 4 and before the respective minislot end, it is verified (UT) that the slot counter(s) ( $vSlotCounter[A]$  and / or  $vSlotCounter[B]$ ) exhibit(s) the values  $n_{dyn}$ ,  $n_{dyn}$ ,  $n_{dyn} + 2$  and  $n_{dyn} + 3$ .
- 6) In the dynamic segment of cycle 10, it is verified (LT) that the IUT transmits only the frame in the dynamic slot  $n_{dyn} + 3$ .

- 7) In cycle 10, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
 It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is true in the dynamic segment status.  
 The UT resets the slot status updated indicator in the slot status data of slot  $n_{dyn}$  and resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slots  $n_{dyn} + 1$ ,  $n_{dyn} + 2$  and  $n_{dyn} + 3$  after their verification.
- 8) In cycle 11, it is verified (LT) that the IUT transmits its frames in the dynamic  $n_{dyn} + 1$ , slots  $n_{dyn} + 2$  and  $n_{dyn} + 3$  correctly.
- 9) In cycle 11, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
 It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is false in the dynamic segment status.

Table 352 defines the transmit buffer status and slot status data for *dynamic segment robustness* – resynchronization attempt after multiple short noise.

**Table 352 — Transmit buffer status and slot status data for dynamic segment robustness – resynchronization attempt after multiple short noise**

Cycle	9 and 11				10			
	$n_{dyn}$	$n_{dyn} + 1$	$n_{dyn} + 2$	$n_{dyn} + 3$	$n_{dyn}$	$n_{dyn} + 1$	$n_{dyn} + 2$	$n_{dyn} + 3$
Frame transmitted indicator	-	true	true	true	-	false	false	true
Transmission conflict flag	-	false	false	false	-	-	false	false
Syntax error flag	false	false	false	false	true	-	false	false
Slot boundary violation flag	false	false	false	false	false	-	false	false
Slot status updated indicator	true	true	true	true	true	false	true	true

Table 353 defines the aggregated channel status for *dynamic segment robustness* – resynchronization attempt after multiple short noise.

**Table 353 — Aggregated channel status for dynamic segment robustness – resynchronization attempt after multiple short noise**

Cycle	9 and 11	10
Syntax error indicator	false	true
Slot boundary violation indicator	false	false
Transmission conflict indicator	false	false



Figure 168 depicts the resynchronization attempt after multiple short noise – cycle 10.




Figure 168 — Resynchronization attempt after multiple short noise – cycle 10

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sets the transmission conflict flag / indicator, the syntax error flag / indicator, the frame transmitted indicator, the slot status updated indicator, slot boundary violation flag / indicator and the value of *vDynResyncAttempt[Ch]* accordingly and performs slot counting and dynamic frame transmission as expected.

**7.7.9.3 Short noise in consecutive minislots (1)**

— **Test purpose**

Verify correct slot counting and blocking of frame transmission in the dynamic segment after the occurrence of multiple noise with a length less than *cFrameThreshold*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 354.

Table 354 — Modification to basic configurations for dynamic segment robustness – short noise in consecutive minislots (1)

Parameter	Modification		
	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

The IUT is configured to transmit frames in the dynamic slots  $n_{dyn} + 1$ ,  $n_{dyn} + 2$ ,  $n_{dyn} + 3$  and  $n_{dyn} + 4$  with the payload 0xAA in byte 1 and 0x55 in byte 2 in continuous transmission mode on the active channel(s).

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, it is verified (LT) that the IUT transmits its frames in the dynamic slots  $n_{\text{dyn}} + 1$ ,  $n_{\text{dyn}} + 2$ ,  $n_{\text{dyn}} + 3$  and  $n_{\text{dyn}} + 4$  correctly.
- 2) In cycle 9, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slot  $n_{\text{dyn}}$  and resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slots  $n_{\text{dyn}} + 1$ ,  $n_{\text{dyn}} + 2$ ,  $n_{\text{dyn}} + 3$  and  $n_{\text{dyn}} + 4$  after their verification.
- 3) In minislot 1 of cycle 10, the LT simulates a low phase on the active channel(s) starting at the minislot action point and ending  $5 * \text{gdBit}$  before the end of the minislot.
- 4) In minislot 2 of cycle 10, the LT simulates a low phase on the active channel(s) starting  $5 * \text{gdBit}$  before the end of the minislot and ending  $5 * \text{gdBit}$  after the end of the minislot.
- 5) In the dynamic segment of cycle 10, 50  $\mu\text{T}$  after the start of minislots 1, 2, 3, 4 and 5 and before the respective minislot end, it is verified (UT) that the slot counter(s) ( $v\text{SlotCounter}[A]$  and / or  $v\text{SlotCounter}[B]$ ) exhibit(s) the values  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$ ,  $n_{\text{dyn}} + 3$  and  $n_{\text{dyn}} + 4$ .
- 6) In the dynamic segment of cycle 10, it is verified (LT) that the IUT transmits only the frame in the dynamic slot  $n_{\text{dyn}} + 4$ .
- 7) In cycle 10, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is true in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slot  $n_{\text{dyn}}$  and resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slots  $n_{\text{dyn}} + 1$ ,  $n_{\text{dyn}} + 2$ ,  $n_{\text{dyn}} + 3$  and  $n_{\text{dyn}} + 4$  after their verification.
- 8) In cycle 11, it is verified (LT) that the IUT transmits its frames in the dynamic slots  $n_{\text{dyn}} + 1$ ,  $n_{\text{dyn}} + 2$ ,  $n_{\text{dyn}} + 3$  and  $n_{\text{dyn}} + 4$  correctly.
- 9) In cycle 11, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is false in the dynamic segment status.

Table 355 defines the transmit buffer status and slot status data for *dynamic segment robustness* – short noise in consecutive minislots (1).

**Table 355 — Transmit buffer status and slot status data for dynamic segment robustness – short noise in consecutive minislots (1)**


Cycle	9 and 11					10				
Slot	$n_{dyn}$	$n_{dyn} + 1$	$n_{dyn} + 2$	$n_{dyn} + 3$	$n_{dyn} + 4$	$n_{dyn}$	$n_{dyn} + 1$	$n_{dyn} + 2$	$n_{dyn} + 3$	$n_{dyn} + 4$
Frame transmitted indicator	-	true	true	true	true	-	false	false	false	true
Transmission conflict flag	-	false	false	false	false	-	false	-	false	false
Syntax error flag	false	false	false	false	false	true	true	-	false	false
Boundary violation flag	false	false	false	false	false	true	true	-	false	false
Slot status updated indicator	true	true	true	true	true	true	true	false	true	true

Table 356 defines the aggregated channel status for *dynamic segment robustness – short noise in consecutive minislots (1)*.

**Table 356 — Aggregated channel status for dynamic segment robustness – short noise in consecutive minislots (1)**

Cycle	9 and 11	10
Syntax error indicator	false	true
Boundary violation indicator	false	true
Transmission conflict indicator	false	false

Figure 169 depicts the short noise in consecutive minislots (1) – cycle 10.



**Figure 169 — Short noise in consecutive minislots (1) – cycle 10**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sets the transmission conflict flag / indicator, the syntax error flag / indicator, the frame transmitted indicator, the slot status updated indicator, slot boundary violation flag / indicator and the value of *vDynResyncAttempt[Ch]* accordingly and performs slot counting and dynamic frame transmission as expected.

**7.7.9.4 Short noise in consecutive minislots (2)**

— **Test purpose**

Verify correct slot counting and blocking of frame transmission in the dynamic segment after the occurrence of multiple noise with a length less than *cFrameThreshold*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 357.

**Table 357 — Modification to basic configurations for dynamic segment robustness – short noise in consecutive minislots (2)**

Parameter	Modification		
	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

The IUT is configured to transmit frames in the dynamic slots  $n_{dyn} + 1$ ,  $n_{dyn} + 2$ ,  $n_{dyn} + 3$ ,  $n_{dyn} + 4$  and  $n_{dyn} + 5$  with the payload 0xAA in byte 1 and 0x55 in byte 2 in continuous transmission mode on the active channel(s).

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, it is verified (LT) that the IUT transmits its frames in the dynamic slots  $n_{dyn} + 1$ ,  $n_{dyn} + 2$ ,  $n_{dyn} + 3$ ,  $n_{dyn} + 4$  and  $n_{dyn} + 5$  correctly.
- 2) In cycle 9, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
 It is also verified (UT) that *vDynResyncAttempt[Ch]* is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slot  $n_{dyn}$  and resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slots  $n_{dyn} + 1$ ,  $n_{dyn} + 2$ ,  $n_{dyn} + 3$ ,  $n_{dyn} + 4$  and  $n_{dyn} + 5$  after their verification.
- 3) In minislot 1 of cycle 10, the LT simulates a low phase on the active channel(s) starting at the minislot action point and ending  $5 * gdBit$  before the end of the minislot.

- 4) In minislot 2 of cycle 10, the LT simulates a low phase on the active channel(s) starting at the minislot action point and ending  $5 * gdBit$  before end of the minislot.
- 5) In minislot 3 of cycle 10, the LT simulates a low phase on the active channel(s) starting at the minislot action point and ending  $5 * gdBit$  after the end of the minislot.
- 6) In the dynamic segment of cycle 10,  $50 \mu T$  after the start of minislots 1, 2, 3, 4, 5 and 6 and before the respective minislot end, it is verified (UT) that the slot counter(s) ( $vSlotCounter[A]$  and / or  $vSlotCounter[B]$ ) exhibit(s) the values  $n_{dyn}$ ,  $n_{dyn}$ ,  $n_{dyn} + 1$ ,  $n_{dyn} + 2$ ,  $n_{dyn} + 4$  and  $n_{dyn} + 5$ .
- 7) In the dynamic segment of cycle 10, it is verified (LT) that the IUT transmits only the frame in the dynamic slot  $n_{dyn} + 5$ .
- 8) In cycle 10,  $500 \mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is true in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slot  $n_{dyn}$  and resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slots  $n_{dyn} + 1$ ,  $n_{dyn} + 2$ ,  $n_{dyn} + 3$ ,  $n_{dyn} + 4$  and  $n_{dyn} + 5$  after their verification.
- 9) In cycle 11, it is verified (LT) that the IUT transmits its frames in the dynamic slots  $n_{dyn} + 1$ ,  $n_{dyn} + 2$ ,  $n_{dyn} + 3$ ,  $n_{dyn} + 4$  and  $n_{dyn} + 5$  correctly.
- 10) In cycle 11,  $500 \mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is false in the dynamic segment status.

Table 358 defines the transmit buffer status and slot status data for *dynamic segment robustness* – short noise in consecutive minislots (2).

**Table 358 — Transmit buffer status and slot status data for dynamic segment robustness – short noise in consecutive minislots (2)**


Cycle	9 and 11						10						
	Slot	$n_{dyn}$	$n_{dyn} + 1$	$n_{dyn} + 2$	$n_{dyn} + 3$	$n_{dyn} + 4$	$n_{dyn} + 5$	$n_{dyn}$	$n_{dyn} + 1$	$n_{dyn} + 2$	$n_{dyn} + 3$	$n_{dyn} + 4$	$n_{dyn} + 5$
Frame transmitted indicator	-	true	true	true	true	true	-	false	false	false	false	false	true
Transmission conflict flag	-	false	false	false	false	false	-	false	false	-	false	false	false
Syntax error flag	false	false	false	false	false	false	true	false	true	-	false	false	false
Slot boundary violation flag	false	false	false	false	false	false	true	true	true	-	false	false	false
Slot status updated indicator	true	true	true	true	true	true	true	true	true	false	true	true	true

Table 359 defines the aggregated channel status for *dynamic segment robustness* – short noise in consecutive minislots (2).

**Table 359 — Aggregated channel status for dynamic segment robustness – short noise in consecutive minislots (2)**

Cycle	9 and 11	10
Syntax error indicator	false	true
Slot boundary violation indicator	false	true
Transmission conflict indicator	false	false

Figure 170 depicts the short noise in consecutive minislots (2) – cycle 10.



**Figure 170 — Short noise in consecutive minislots (2) – cycle 10**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sets the transmission conflict flag / indicator, the syntax error flag / indicator, the frame transmitted indicator, the slot status updated indicator, slot boundary violation flag / indicator and the value of *vDynResyncAttempt[Ch]* accordingly and performs slot counting and dynamic frame transmission as expected.

**7.7.9.5 Resynchronization attempt before frame reception (1)**

— **Test purpose**

Verify correct slot counting and frame reception in the dynamic segment after the occurrence of a noise with a length less than *cFrameThreshold*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 360.

**Table 360 — Modification to basic configurations for dynamic segment robustness – resynchronization attempt before frame reception (1)**

Parameter	Modification		
	I	II	III
<i>gdDynamicSlotIdlePhase</i> [ <i>Minislot</i> ]	0	1	2

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + c\text{dFSS} + 50 + \text{PayloadLength} * 20 + 30 + c\text{dFES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 2.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}} + 1$  with the frame ID set to  $n_{\text{dyn}} + 1$  on the active channel(s).
- 2) In cycle 9, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that *vDynResyncAttempt[Ch]* is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  after their verification.
- 3) In cycle 10, the LT simulates noise (a low phase) on the active channel(s) starting at the action point of minislot 1 and ending  $5 * g\text{dBit}$  after the action point of minislot 1.
- 4) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}} + 1$  with the frame ID set to  $n_{\text{dyn}} + 1$  on the active channel(s).
- 5) In the dynamic segment of cycle 10, 50  $\mu\text{T}$  after the start of minislots 1, 2,  $n_{\text{end}}$  and  $n_{\text{end}} + 1$  and before the respective minislot end, it is verified (UT) that the slot counter(s) (*vSlotCounter[A]* and / or *vSlotCounter[B]*) exhibit(s) the values  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$ ,  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$ .
- 6) In cycle 10, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that *vDynResyncAttempt[Ch]* is true in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  after their verification.
- 7) In cycle 11, the LT simulates a frame in dynamic slot  $n_{\text{dyn}} + 1$  with the frame ID set to  $n_{\text{dyn}} + 1$  on the active channel(s).
- 8) In cycle 11, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that *vDynResyncAttempt[Ch]* is false in the dynamic segment status.

Table 361 defines the frame contents data and slot status data for *dynamic segment robustness – resynchronization attempt before frame reception (1)*.

**Table 361 — Frame contents data and slot status data for dynamic segment robustness – resynchronization attempt before frame reception (1)**


Cycle	9 and 11			10		
Slot	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$
Frame ID	-	$n_{dyn+1}$	-	-	$n_{dyn+1}$	-
Valid frame flag	false	true	false	false	true	false
Syntax error flag	false	false	false	true	false	false
Content error flag	false	false	false	false	false	false
Slot boundary violation flag	false	false	false	false	false	false
Slot status updated indicator	true	true	true	true	true	true

Table 362 defines the aggregated channel status for *dynamic segment robustness – resynchronization attempt before frame reception (1)*.

**Table 362 — Aggregated channel status for dynamic segment robustness – resynchronization attempt before frame reception (1)**

Cycle	9 and 11	10
Syntax error indicator	false	true
Content error indicator	false	false
Slot boundary violation indicator	false	false

Figure 171 depicts the resynchronization attempt before frame reception (1) – cycle 10.



**Figure 171 — Resynchronization attempt before frame reception (1) – cycle 10**

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.



— **Pass criteria**

The IUT sets the valid frame flag, the syntax error flag / indicator, the content error flag / indicator, the slot status updated indicator, slot boundary violation flag / indicator and the value of  $vDynResyncAttempt[Ch]$  accordingly and performs slot counting and dynamic frame reception as expected.

**7.7.9.6 Resynchronization attempt before frame reception (2)**

— **Test purpose**

Verify correct slot counting and frame reception in the dynamic segment after the occurrence of a noise with a length less than  $cFrameThreshold$ .

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 363.

**Table 363 — Modification to basic configurations for dynamic segment robustness – resynchronization attempt before frame reception (2)**

Parameter	Modification		
	I	II	III
$gdDynamicSlotIdlePhase$ [ $Minislot$ ]	0	1	2

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

$$n_{end} = \text{ceil}((gdTSSTransmitter + cdFSS + 50 + PayloadLength * 20 + 30 + cdFES + 1) * gdBit / (gdMinislot * gdMacrotick)) + gdDynamicSlotIdlePhase + 3.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{dyn} + 2$  with the frame ID set to  $n_{dyn} + 2$  on the active channel(s).
- 2) In cycle 9, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{dyn}$ ,  $n_{dyn} + 1$ ,  $n_{dyn} + 2$  and  $n_{dyn} + 3$  after their verification.
- 3) In cycle 10, the LT simulates noise (a low phase) on the active channel(s)
  - (a) starting at the action point of minislot 1 and ending  $5 * gdBit$  before end of minislot 1,
  - (b) starting at the action point of minislot 1 and ending  $5 * gdBit$  after end of minislot 1.
- 4) In cycle 10, the LT simulates a frame in dynamic slot  $n_{dyn} + 2$  with the frame ID set to  $n_{dyn} + 2$  on the active channel(s).

- 5) In the dynamic segment of cycle 10, 50  $\mu$ T after the start of minislots 1, 2,  $n_{\text{end}}$  and  $n_{\text{end}} + 1$  and before the respective minislot end, it is verified (UT) that the slot counter(s) ( $vSlotCounter[A]$  and / or  $vSlotCounter[B]$ ) exhibit(s) the values  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 2$  and  $n_{\text{dyn}} + 3$ .
- 6) In cycle 10, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is true in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$ ,  $n_{\text{dyn}} + 2$  and  $n_{\text{dyn}} + 3$  after their verification.
- 7) In cycle 11, the LT simulates a frame in dynamic slot  $n_{\text{dyn}} + 2$  with the frame ID set to  $n_{\text{dyn}} + 2$  on the active channel(s).
- 8) In cycle 11, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is false in the dynamic segment status.

Table 364 defines the frame contents data and slot status data for *dynamic segment robustness – resynchronization attempt before frame reception (2)*.

**Table 364 — Frame contents data and slot status data for dynamic segment robustness – resynchronization attempt before frame reception (2)**

Cycle	9 and 11				10			
Slot	$n_{\text{dyn}}$	$n_{\text{dyn}+1}$	$n_{\text{dyn}+2}$	$n_{\text{dyn}+3}$	$n_{\text{dyn}}$	$n_{\text{dyn}+1}$	$n_{\text{dyn}+2}$	$n_{\text{dyn}+3}$
Frame ID	-	-	$n_{\text{dyn}+2}$	-	-	-	$n_{\text{dyn}+2}$	-
Valid frame flag	false	false	true	false	false	-	true	false
Syntax error flag	false	false	false	false	true	-	false	false
Content error flag	false	false	false	false	false	-	false	false
Slot boundary violation flag	false	false	false	false	false	-	false	false
Slot status updated indicator	true	true	true	true	true	false	true	true

Table 365 defines the aggregated channel status for *dynamic segment robustness – resynchronization attempt before frame reception (2)*.

**Table 365 — Aggregated channel status for dynamic segment robustness – resynchronization attempt before frame reception (2)**

Cycle	9 and 11	10
Syntax error indicator	false	true
Content error indicator	false	false
Slot boundary violation indicator	false	false

Figure 172 depicts the resynchronization attempt before frame reception (2) – cycle 10.




Figure 172 — Resynchronization attempt before frame reception (2) – cycle 10

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sets the valid frame flag, the syntax error flag / indicator, the content error flag / indicator, slot boundary violation flag / indicator, the slot status updated indicator and the value of *vDynResyncAttempt[Ch]* accordingly and performs slot counting and dynamic frame reception as expected.

**7.7.9.7 Resynchronization attempt before frame reception (3)**

— **Test purpose**

Verify correct slot counting and frame reception in the dynamic segment after the occurrence of a noise with a length less than *cFrameThreshold*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 366.

**Table 366 — Modification to basic configurations for dynamic segment robustness – resynchronization attempt before frame reception (3)**

Parameter	Modification		
	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + c\text{dFSS} + 50 + \text{PayloadLength} * 20 + 30 + c\text{dFES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 2.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}} + 1$  with the frame ID set to  $n_{\text{dyn}} + 1$  on the active channel(s).
- 2) In cycle 9, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that *vDynResyncAttempt[Ch]* is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  after their verification.
- 3) In cycle 10, the LT simulates noise (a low phase) on the active channel(s) starting  $20 * g\text{dBit}$  before the end of minislot 1 and ending
  - (a)  $5 * g\text{dBit}$  before the end of minislot 1 and
  - (b)  $2 * g\text{dBit}$  after the end of minislot 1.
- 4) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}} + 1$  with the frame ID set to  $n_{\text{dyn}} + 1$  on the active channel(s).
- 5) In the dynamic segment of cycle 10, 50  $\mu\text{T}$  after the start of minislots 1, 2, 3,  $n_{\text{end}}$  and  $n_{\text{end}} + 1$  and before the respective minislot end, it is verified (UT) that the slot counter(s) (*vSlotCounter[A]* and / or *vSlotCounter[B]*) exhibit(s) the values  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$ ,  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$ .
- 6) In cycle 10, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that *vDynResyncAttempt[Ch]* is true in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  after their verification.
- 7) In cycle 11, the LT simulates a frame in dynamic slot  $n_{\text{dyn}} + 1$  with the frame ID set to  $n_{\text{dyn}} + 1$  on the active channel(s).
- 8) In cycle 11, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that *vDynResyncAttempt[Ch]* is false in the dynamic segment status.

Table 367 defines the frame contents data and slot status data for *dynamic segment robustness – resynchronization attempt before frame reception (3)*.

**Table 367 — Frame contents data and slot status data for dynamic segment robustness – resynchronization attempt before frame reception (3)**

Cycle	9 and 11			10		
Slot	$n_{\text{dyn}}$	$n_{\text{dyn}+1}$	$n_{\text{dyn}+2}$	$n_{\text{dyn}}$	$n_{\text{dyn}+1}$	$n_{\text{dyn}+2}$
Frame ID	-	$n_{\text{dyn}+1}$	-	-	-	-
Valid frame flag	false	true	false	false	false	false
Syntax error flag	false	false	false	true	false	false
Content error flag	false	false	false	false	false	false
Boundary violation flag	false	false	false	true	true	false
Slot status updated indicator	true	true	true	true	true	true

Table 368 defines the aggregated channel status for *dynamic segment robustness – resynchronization attempt before frame reception (3)*.

**Table 368 — Aggregated channel status for dynamic segment robustness – resynchronization attempt before frame reception (3)**

Cycle	9 and 11	10
Syntax error indicator	false	true
Content error indicator	false	false
Boundary violation indicator	false	true

Figure 173 depicts the resynchronization attempt before frame reception (3) – cycle 10.




Figure 173 — Resynchronization attempt before frame reception (3) – cycle 10

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sets the valid frame flag, the syntax error flag / indicator, the content error flag / indicator, slot boundary violation flag / indicator, the slot status updated indicator and the value of *vDynResyncAttempt[Ch]* accordingly and performs slot counting and dynamic frame reception as expected.

**7.7.9.8 Valid frame reception after noise**

— **Test purpose**

Verify correct handling of noise and a subsequent frame separated by an idle phase that is longer than *cChannelIdleDelimiter*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 369.

**Table 369 — Modification to basic configurations for dynamic segment robustness – valid frame reception after noise**

Parameter	Modification		
	I	II	III
<i>gdDynamicSlotIdlePhase</i> [ <i>Minislot</i> ]	0	1	2

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + c\text{dFSS} + 50 + \text{PayloadLength} * 20 + 30 + c\text{dFES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the frame ID set to  $n_{\text{dyn}}$  on the active channel(s).
- 2) In cycle 9, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 1$  after their verification.
- 3) In cycle 10, the LT simulates noise (a low phase) on the active channel(s) starting  $5 * g\text{dBit}$  after the begin of minislot 1 and ending  $10 * g\text{dBit}$  after the begin of minislot 1.
- 4) In cycle 10, the LT simulates a valid dynamic frame with the frame ID set to  $n_{\text{dyn}}$  starting  $23 * g\text{dBit}$  after the begin of minislot 1 on the active channel(s).
- 5) In the dynamic segment of cycle 10, 50  $\mu\text{T}$  after the start of minislots 1,  $n_{\text{end}}$  and  $n_{\text{end}} + 1$  and before the respective minislot end, it is verified (UT) that the slot counter(s) ( $v\text{SlotCounter}[A]$  and / or  $v\text{SlotCounter}[B]$ ) exhibit(s) the values  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 1$ .
- 6) In cycle 10, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 1$  after their verification.
- 7) In cycle 11, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the frame ID set to  $n_{\text{dyn}}$  on the active channel(s).
- 8) In cycle 11, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is false in the dynamic segment status.

Table 370 defines the frame contents data and slot status data for *dynamic segment robustness* – valid frame reception after noise.

**Table 370 — Frame contents data and slot status data for dynamic segment robustness – valid frame reception after noise**


Cycle	9 and 11		10	
	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}$	$n_{dyn}+1$
Frame ID	$n_{dyn}$	-	$n_{dyn}$	-
Valid frame flag	true	false	true	false
Syntax error flag	false	false	true	false
Content error flag	false	false	false	false
Slot boundary violation flag	false	false	false	false
Slot status updated indicator	true	true	true	true

Table 371 defines the aggregated channel status for *dynamic segment robustness* – valid frame reception after noise.

**Table 371 — Aggregated channel status for dynamic segment robustness – valid frame reception after noise**

Cycle	9 and 11	10
Syntax error indicator	false	true
Content error indicator	false	false
Slot boundary violation indicator	false	false

Figure 174 depicts the valid frame reception after noise – cycle 10.



**Figure 174 — Valid frame reception after noise – cycle 10**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.



— **Pass criteria**

The IUT sets the valid frame flag, the syntax error flag / indicator, the content error flag / indicator, slot boundary violation flag / indicator, the slot status updated indicator and the value of *vDynResyncAttempt[Ch]* accordingly and performs slot counting and dynamic frame reception as expected.

**7.7.9.9 Frame reception during noise (1)**

— **Test purpose**

Verify correct handling of noise and a subsequent frame separated by an idle phase that is shorter than *cChannelIdleDelimiter*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 372.

**Table 372 — Modification to basic configurations for dynamic segment robustness – frame reception during noise (1)**

Parameter	Modification		
	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + c\text{dFSS} + 50 + \text{PayloadLength} * 20 + 30 + c\text{dFES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 2.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the frame ID set to  $n_{\text{dyn}}$  on the active channel(s).
- 2) In cycle 9, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that *vDynResyncAttempt[Ch]* is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 1$  after their verification.
- 3) In cycle 10, the LT simulates noise (a low phase) on the active channel(s) starting  $20 * g\text{dBit}$  before the end of minislot 1 and
  - (a) ending  $3 * g\text{dBit}$  before the end of minislot 1 and
  - (b) ending  $3 * g\text{dBit}$  after the end of minislot 1

- 4) In cycle 10, the LT simulates a frame on the active channel(s) starting  $6 * gdBit$  after the begin of minislot 2 with the frame ID set to  $n_{dyn}$  and the DTS ending at the action point of minislot ( $n_{end} - gdDynamicSlotIdlePhase$ ).
- 5) In the dynamic segment of cycle 10, 50  $\mu T$  after the start of minislots 1,  $n_{end}$  and  $n_{end} + 1$  and before the respective minislot end, it is verified (UT) that the slot counter(s) ( $vSlotCounter[A]$  and / or  $vSlotCounter[B]$ ) exhibit(s) the values  $n_{dyn}$ ,  $n_{dyn}$  and  $n_{dyn} + 1$ .
- 6) In cycle 10, 500  $\mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{dyn}$  and  $n_{dyn} + 1$  after their verification.
- 7) In cycle 11, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the frame ID set to  $n_{dyn}$  on the active channel(s).
- 8) In cycle 11, 500  $\mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is false in the dynamic segment status.

Table 373 defines the frame contents data and slot status data for *dynamic segment robustness* – frame reception during noise (1).

**Table 373 — Frame contents data and slot status data for dynamic segment robustness – frame reception during noise (1)**


Cycle	9 and 11		10	
Slot	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}$	$n_{dyn}+1$
Frame ID	$n_{dyn}$	-	-	-
Valid frame flag	true	false	false	false
Syntax error flag	false	false	true	false
Content error flag	false	false	false	false
Slot boundary violation flag	false	false	false	false
Slot status updated indicator	true	true	true	true

Table 374 defines the aggregated channel status for *dynamic segment robustness* – frame reception during noise (1).

**Table 374 — Aggregated channel status for dynamic segment robustness – frame reception during noise (1)**

Cycle	9 and 11	10
Syntax error indicator	false	true
Content error indicaotr	false	false
Slot boundary violation indicator	false	false
Transmission conflict indicator	false	false

Figure 175 depicts the frame reception during noise (1) – cycle 10.



**Figure 175 — Frame reception during noise (1) – cycle 10**

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sets the valid frame flag, the syntax error flag / indicator, the content error flag / indicator, slot boundary violation flag / indicator, the slot status updated indicator and the value of *vDynResyncAttempt[Ch]* accordingly and performs slot counting and dynamic frame reception as expected.

**7.7.9.10 Frame reception during noise (2)**

— **Test purpose**

Verify correct handling of noise and a subsequent frame separated by an idle phase that is shorter than *cChannelIdleDelimiter*.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 375.

**Table 375 — Modification to basic configurations for dynamic segment robustness – frame reception during noise (2)**

Parameter	Modification		
	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + c\text{dFSS} + 50 + \text{PayloadLength} * 20 + 30 + c\text{dFES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the frame ID set to  $n_{\text{dyn}}$  on the active channel(s).
- 2) In cycle 9, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that *vDynResyncAttempt[Ch]* is false in the dynamic segment status. The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 1$  after their verification.
- 3) In cycle 10, the LT simulates noise (a low phase) on the active channel(s) starting  $5 * g\text{dBit}$  after the begin of minislot 1 and ending  $5 * g\text{dBit}$  before the action point of minislot 1.
- 4) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the frame ID set to  $n_{\text{dyn}}$  on the active channel(s).
- 5) In the dynamic segment of cycle 10, 50  $\mu\text{T}$  after the start of minislots 1,  $n_{\text{end}}$  and  $n_{\text{end}} + 1$  and before the respective minislot end, it is verified (UT) that the slot counter(s) (*vSlotCounter[A]* and / or *vSlotCounter[B]*) exhibit(s) the values  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$  and  $n_{\text{dyn}} + 1$ .
- 6) In cycle 10, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that *vDynResyncAttempt[Ch]* is false in the dynamic segment status.

The UT resets the slot status updated indicator in the slot status data of slots  $n_{dyn}$  and  $n_{dyn} + 1$  after their verification.

- 7) In cycle 11, the LT simulates a frame in dynamic slot  $n_{dyn}$  with the frame ID set to  $n_{dyn}$  on the active channel(s).
- 8) In cycle 11, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is false in the dynamic segment status.

Table 376 defines the frame contents data and slot status data for *dynamic segment robustness* – frame reception during noise (2).

**Table 376 — Frame contents data and slot status data for dynamic segment robustness – frame reception during noise (2)**

Cycle	9 and 11		10	
Slot	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}$	$n_{dyn}+1$
Frame ID	$n_{dyn}$	-	-	-
Valid frame flag	true	false	false	false
Syntax error flag	false	false	true	false
Content error flag	false	false	false	false
Boundary violation flag	false	false	false	false
Slot status updated indicator	true	true	true	true

Table 377 defines the aggregated channel status for *dynamic segment robustness* – frame reception during noise (2).

**Table 377 — Aggregated channel status for dynamic segment robustness – frame reception during noise (2)**

Cycle	9 and 11	10
Syntax error indicator	false	true
Content error indicator	false	false
Boundary violation indicator	false	false

Figure 176 depicts the frame reception during noise (2) – cycle 10.




Figure 176 — Frame reception during noise (2) – cycle 10

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sets the valid frame flag, the syntax error flag / indicator, the content error flag / indicator, slot boundary violation flag / indicator, the slot status updated indicator and the value of *vDynResyncAttempt[Ch]* accordingly and performs slot counting and dynamic frame reception as expected.

**7.7.9.11 Noise after frame reception**

— **Test purpose**

Verify correct slot counting after frame reception with following noise before channel idle recognition.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 378.

Table 378 — Modification to basic configurations for dynamic segment robustness – noise after frame reception

Parameter	Modification		
	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

$$n_{end} = \text{ceil}((gdTSSTransmitter + cdFSS + 50 + PayloadLength * 20 + 30 + cdFES + 1) * gdBit / (gdMinislot * gdMacrotick)) + 1.$$

The IUT is configured to transmit frames in the dynamic slot  $n_{dyn} + 2$  with the payload 0xAA in byte 1 and 0x55 in byte 2 in continuous transmission mode on the active channel(s).

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the frame ID set to  $n_{\text{dyn}}$  on the active channel(s).
- 2) In the dynamic segment of cycle 9, it is verified (LT) that the IUT transmits the frame in the dynamic slot  $n_{\text{dyn}} + 2$ .
- 3) In cycle 9, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the receive buffer content, the transmit buffer status and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is false in the dynamic segment status.  
The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  after their verification.
- 4) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  with the frame ID set to  $n_{\text{dyn}}$  on the active channel(s).
- 5) In cycle 10, the LT simulates noise (a low phase) on the active channel(s) starting  $5 * \text{gdBit}$  after the action point of minislot  $n_{\text{end}}$  and ending at the action point of minislot  $n_{\text{end}} + 1$ .
- 6) In the dynamic segment of cycle 10, it is verified (LT) that
  - (I) the IUT does not transmit any frame,
  - (II) the IUT starts the transmission of the dynamic frame  $n_{\text{dyn}} + 2$  in the minislot  $n_{\text{end}} + 3$  and transmits the frame correctly
  - (III) the IUT starts the transmission of the dynamic frame  $n_{\text{dyn}} + 2$  in the minislot  $n_{\text{end}} + 4$  and transmits the frame correctly
- 7) In the dynamic segment of cycle 10, 50  $\mu\text{T}$  after the start of minislots 1,  $n_{\text{end}}$ ,  $n_{\text{end}} + 1$ ,  $n_{\text{end}} + 2$ ,  $n_{\text{end}} + 3$  and  $n_{\text{end}} + 4$  and before the respective minislot end, it is verified (UT) that the slot counter(s) ( $v\text{SlotCounter}[A]$  and / or  $v\text{SlotCounter}[B]$ ) exhibit(s) the values
  - (I)  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$ ,  $n_{\text{dyn}} + 2$ ,  $n_{\text{dyn}} + 3$  and  $n_{\text{dyn}} + 4$ ,
  - (II)  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$ ,  $n_{\text{dyn}} + 2$  and  $n_{\text{dyn}} + 2$
  - (III)  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$
- 8) In cycle 10, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the receive buffer content, the transmit buffer status and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is (I) true and (II,III) false in the dynamic segment status.  
The UT resets the slot status updated indicator in the slot status data of slots  $n_{\text{dyn}}$ ,  $n_{\text{dyn}} + 1$  and  $n_{\text{dyn}} + 2$  after their verification.
- 9) In cycle 11, the LT simulates a frame in dynamic slot  $n_{\text{dyn}} + 1$  with the frame ID set to  $n_{\text{dyn}} + 1$  on the active channel(s).
- 10) In the dynamic segment of cycle 11, it is verified (LT) that the IUT transmits the frame in the dynamic slot  $n_{\text{dyn}} + 2$ .

11) In cycle 11, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the receive buffer content, the transmit buffer status and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that *vDynResyncAttempt[Ch]* is false in the dynamic segment status.

Table 379 defines the receive buffer contents and transmit buffer status for *dynamic segment robustness* – noise after frame reception.

**Table 379 — Receive buffer contents and transmit buffer status for dynamic segment robustness – noise after frame reception**

Cycle	9			10			11		
	Slot	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn}$	$n_{dyn+1}$
Frame transmitted indicator	-	-	true	-	-	(I) false (II,III) true	-	-	true
Transmission conflict flag	-	-	false	-	-	(I) - (II,III) false			false
Frame ID	$n_{dyn}$	-	-	$n_{dyn}$	-	-	-	$n_{dyn+1}$	-
Valid frame flag	true	false	false	true	false	false	false	true	false
Syntax error flag	false	false	false	false	false	false	false	false	false
Content error flag	false	false	false	false	false	false	false	false	false
Slot boundary violation flag	false	false	false	(I) true (II,II) false	(I) true (II,III) false	false	false	false	false
Slot status updated indicator	true	true	true	true	true	true	true	true	true

Table 380 defines the aggregated channel status for *dynamic segment robustness* – noise after frame reception.

**Table 380 — Aggregated channel status for dynamic segment robustness – noise after frame reception**

Cycle	9 and 11	10
Syntax error indicator	false	false
Content error indicator	false	false
Slot boundary violation indicator	false	(I) true (II,III) false
Transmission conflict indicator	false	false



Figure 177 depicts the noise after frame reception – cycle 10.




Figure 177 — Noise after frame reception – cycle 10

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sets the transmission conflict flag / indicator, the syntax error flag / indicator, the content error flag / indicator, the frame transmitted indicator, the slot status updated indicator, slot boundary violation flag / indicator and the value of *vDynResyncAttempt[Ch]* accordingly and performs slot counting and dynamic frame transmission and reception as expected.

**7.7.9.12 Frame transmission after noise crossing segment boundary**

— **Test purpose**

Verify the frame transmission, the associated slot status and aggregated channel status indications after noise crossing the boundary between static segment and dynamic segment.

Generate noise under the following conditions:

- Starting before the segment boundary and crossing the segment boundary.
- Ending before the dynamic frame in the first dynamic slot.
- After the noise, there is enough time space for CHIRP detection before the start of the next frame.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{TSSTransmitter} + cd\text{FSS} + 50 + \text{PayloadLength} * 20 + 30 + cd\text{FES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

The IUT is configured to transmit a frame in the dynamic slot  $n_{\text{dyn}}$  with the payload 0xAA in byte 1 and 0x55 in byte 2.

— **Preamble (setup state)**

Preamble I.

— **Test execution**

- 1) In cycle 8, it is verified (LT) that the IUT transmit its frame in the dynamic slot  $n_{\text{dyn}}$  correctly.
- 2) In cycle 8, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.  
It is also verified (UT) that  $v\text{DynResyncAttempt}[Ch]$  is false.  
The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{\text{dyn}}$  after their verification.
- 3) In cycle 9, the LT simulates noise (a low phase)
  - (a) beginning  $6 * g\text{dBit}$  before the segment boundary and ending  $5 * g\text{dBit}$  before the segment boundary
  - (b) beginning  $(5 + (g\text{dTSSTransmitter} + 3)) * g\text{dBit}$  before the segment boundary and ending  $5 * g\text{dBit}$  before the segment boundary
  - (c) beginning  $(5 + cd\text{CASRxLowMin}) * g\text{dBit}$  before the segment boundary and ending  $5 * g\text{dBit}$  before the segment boundary
  - (d) beginning  $(5 + (g\text{dCASRxLowMax} + 1)) * g\text{dBit}$  before the segment boundary and ending  $5 * g\text{dBit}$  before the segment boundary between static and dynamic segment.
- 4) In the dynamic segment of cycle 9, it is verified (LT) that the IUT transmits its frame in the dynamic slot  $n_{\text{dyn}}$ .
- 5) In cycle 9, 500  $\mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below.

It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is false.

The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}$  after their verification.

- 6) In cycle 10, it is verified (LT) that the IUT transmit its frame in the dynamic slot  $n_{dyn}$  correctly.
- 7) In cycle 10, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the transmit buffer status, the slot status data and the aggregated channel status holds the values as listed in the tables below. It is also verified (UT) that  $vDynResyncAttempt[Ch]$  is false.
- 8) The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}$  after their verification.

Table 381 defines the transmit buffer status and slot status data for *dynamic segment robustness* – frame transmission after noise crossing segment.

**Table 381 — Transmit buffer status and slot status data for dynamic segment robustness – frame transmission after noise crossing segment boundary**

Cycle	8 and 10	9
Slot	$n_{dyn}$	$n_{dyn}$
Frame transmitted indicator	true	true
Transmission conflict flag	false	false
Syntax error flag	false	false
Slot boundary violation flag	false	true
Slot status updated indicator	true	true

Table 382 defines the aggregated channel status for *dynamic segment robustness* – frame transmission after noise crossing segment boundary.

**Table 382 — Aggregated channel status for dynamic segment robustness – frame transmission after noise crossing segment boundary**

Cycle	8 and 10	9
Syntax error indicator	false	false
Slot boundary violation indicator	false	true
Transmission conflict indicator	false	false

Figure 178 depicts the frame transmission after noise crossing segment boundary.




Figure 178 — Frame transmission after noise crossing segment boundary

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT sets the frame transmitted indicator, the slot boundary violation flag / indicator, the syntax error flag / indicator, the transmission conflict flag / indicator, the slot status updated indicator, and the value of *vDynResyncAttempt[Ch]* accordingly.

### 7.7.9.13 Frame reception after noise crossing segment boundary

#### — Test purpose

Verify the frame reception, the associated slot status and aggregated channel status indications after noise crossing the boundary between static segment and dynamic segment.

Generate noise under the following condition.

- Starting before the segment boundary and crossing the segment boundary.
- Ending before the dynamic frame in the first dynamic slot.
- After the noise, there is enough time space for CHIRP detection before the start of the next frame.

#### — Applicability

SC, DC.

#### — Configuration

All basic configurations.

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{TSSTransmitter} + cd\text{FSS} + 50 + \text{PayloadLength} * 20 + 30 + cd\text{FES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

The IUT is configured to receive frame in the dynamic slot  $n_{\text{dyn}}$ .

#### — Preamble (setup state)

Preamble I.

#### — Test execution

- 1) In cycle 8, the LT simulates the frame in dynamic slot  $n_{\text{dyn}}$ . It is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below in the NIT of the cycle.
- 2) In cycle 9, the LT simulates noise (a low phase)
  - (a) beginning  $6 * g\text{dBit}$  before the segment boundary and ending  $5 * g\text{dBit}$  before the segment boundary
  - (b) beginning  $(5 + (g\text{dTSSTransmitter} + 3)) * g\text{dBit}$  before the segment boundary and ending  $5 * g\text{dBit}$  before the segment boundary
  - (c) beginning  $(5 + cd\text{CASRxLowMin}) * g\text{dBit}$  before the segment boundary and ending  $5 * g\text{dBit}$  before the segment boundary
  - (d) beginning  $(5 + (g\text{dCASRxLowMax} + 1)) * g\text{dBit}$  before the segment boundary and ending  $5 * g\text{dBit}$  before the segment boundary

between static and dynamic segment.
- 3) In cycle 9, the LT simulates an valid frame in dynamic slot  $n_{\text{dyn}}$  beginning at the action point of minislot 1.

- 4) It is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below in the NIT of cycle 9.
- 5) In cycle 10, the LT simulates the frame in dynamic slot  $n_{dyn}$ . It is verified (UT) that the slot status data and the aggregated channel status holds the values as listed in the tables below in the NIT of cycle 10.

Table 383 defines the frame contents data and slot status data for *dynamic segment robustness* – frame reception after noise crossing segment boundary.

**Table 383 — Frame contents data and slot status data for dynamic segment robustness – frame reception after noise crossing segment boundary**

Cycle	8 and 10	9
Slot	$n_{dyn}$	$n_{dyn}$
Valid frame flag	true	true
Slot boundary violation flag	false	true

Table 384 defines the aggregated channel status for *dynamic segment robustness* – frame reception after noise crossing segment boundary.

**Table 384 — Aggregated channel status for dynamic segment robustness – frame reception after noise crossing segment boundary**

Cycle	8 and 10	9
Slot boundary violation indicator	false	true

Figure 179 depicts the frame reception after noise crossing segment boundary.




Figure 179 — Frame reception after noise crossing segment boundary

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator and the slot boundary violation flag / indicator are set accordingly in the slot status and in the aggregated channel status.

### 7.7.9.14 Resynchronization attempt after single short noise detected after valid frame reception (1)

— **Test purpose**

Verify correct slot counting in the dynamic segment after the occurrence of single noise of various length after valid frame reception without CHIRP before the noise start.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 385.

**Table 385 — Modification to basic configurations for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)**

Parameter	Modification to Basic Configurations								
	1a & 1b			2a & 2b			3		
	I	II	III	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase</i> [Minislot]	0	1	2	0	1	2	0	1	2
<i>gdMinislot</i> [MT]	11			11			22		
<i>gNumberOfMinislots</i>	179			89			46		
<i>gdNIT</i> [MT]	16			13			14		
<i>pLatestTx</i> [Minislot]	150			60			20		

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + c\text{dFSS} + 50 + \text{PayloadLength} * 20 + 30 + c\text{dFES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  on the active channel(s). It is verified (UT) that the valid frame flag / indicator is true in the slot status of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  and a low phase on the active channel(s) starting  $5 * g\text{dBit}$  after end of DTS and
  - (a) ending  $15 * g\text{dBit}$  before end of the minislot  $n_{\text{end}} - g\text{dDynamicSlotIdlePhase}$ .
  - (b) ending  $5 * g\text{dBit}$  before end of the minislot  $n_{\text{end}} - g\text{dDynamicSlotIdlePhase}$ .
  - (c) ending  $15 * g\text{dBit}$  before end of the minislot  $n_{\text{end}} - g\text{dDynamicSlotIdlePhase} + 1$ .
  - (d) ending  $5 * g\text{dBit}$  before end of the minislot  $n_{\text{end}} - g\text{dDynamicSlotIdlePhase} + 1$ .



- (e) ending  $15 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+2$ .

In the dynamic segment of cycle 10, 50  $\mu T$  after the start of each minislot and before the respective minislot end, it is verified (UT) that the slot counter(s) ( $vSlotCounter[A]$  and / or  $vSlotCounter[B]$ ) exhibit(s) the values defined in the tables below.

- 3) In cycle 10, 500  $\mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the valid frame flag / indicator, the slot boundary violation flag / indicator and the syntax error flag / indicator in the slot status of slot  $n_{dyn}$  and slot  $n_{dyn}+1$  and in the aggregated channel status hold the values as listed in the tables below. It is also verified (UT) that  $vDynResyncAttempt[Ch]$  holds the values as listed in the tables below.

Table 386 defines the value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification I) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (1).

**Table 386 — Value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification I) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)**

	Minislot				
	1	$n_{end}$	$n_{end}+1$	$n_{end}+2$	$n_{end}+3$
(a)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(b)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(c)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(d)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+1$	$n_{dyn}+2$
(e)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+1$	$n_{dyn}+2$

Table 387 defines the value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification II) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (1).

**Table 387 — Value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification II) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)**

	Minislot				
	1	$n_{end}$	$n_{end}+1$	$n_{end}+2$	$n_{end}+3$
(a)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(b)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(c)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(d)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(e)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+1$	$n_{dyn}+2$

Table 388 defines the value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification III) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (1).

**Table 388 — Value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification III) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)**

	Minislot				
	1	$n_{end}$	$n_{end}+1$	$n_{end}+2$	$n_{end}+3$
(a)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(b)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(c)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(d)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$
(e)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$

Table 389 defines the slot status data and  $vDynResyncAttempt[Ch]$  (Modification I) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (1).

**Table 389 — Slot status data and  $vDynResyncAttempt[Ch]$  (Modification I) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)**

	Slot $n_{dyn}$			Slot $n_{dyn}+1$			$vDynResyncAttempt[Ch]$
	Valid frame flag	Syntax error flag	Slot boundary violation flag	Valid frame flag	Syntax error flag	Slot boundary violation flag	
(a)	true	false	false	false	false	false	false
(b)	true	false	true	false	false	true	true
(c)	true	false	true	false	false	true	false
(d)	true	false	true	false	false	true	false
(e)	true	false	true	false	false	true	false

Table 390 defines the aggregated channel status (Modification I) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (1).

**Table 390 — Aggregated channel status (Modification I) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)**

	Valid frame indicator	Syntax error indicator	Slot boundary violation indicator
(a)	true	false	false
(b)	true	false	true
(c)	true	false	true
(d)	true	false	true
(e)	true	false	true

Table 391 defines the slot status data and *vDynResyncAttempt[Ch]* (Modification II) for *dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)*.

**Table 391 — Slot status data and *vDynResyncAttempt[Ch]* (Modification II) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)**

	Slot $n_{dyn}$			Slot $n_{dyn}+1$			<i>vDynResyncAttempt [Ch]</i>
	Valid frame flag	Syntax error flag	Slot boundary violation flag	Valid frame flag	Syntax error flag	Slot boundary violation flag	
(a)	true	false	false	false	false	false	false
(b)	true	false	false	false	false	false	false
(c)	true	false	false	false	false	false	false
(d)	true	false	true	false	false	true	true
(e)	true	false	true	false	false	true	false

Table 392 defines the aggregated channel status (Modification II) for *dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)*.

**Table 392 — Aggregated channel status (Modification II) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)**

	Valid frame indicator	Syntax error indicator	Slot boundary violation indicator
(a)	true	false	false
(b)	true	false	false
(c)	true	false	false
(d)	true	false	true
(e)	true	false	true

Table 393 defines the slot status data and *vDynResyncAttempt[Ch]* (Modification III) for *dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)*.

**Table 393 — Slot status data and vDynResyncAttempt[Ch] (Modification III) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)**

	Slot $n_{dyn}$			Slot $n_{dyn}+1$			<i>vDynResyncAttempt[Ch]</i>
	Valid frame flag	Syntax error flag	Slot boundary violation flag	Valid frame flag	Syntax error flag	Slot boundary violation flag	
(a)	true	false	false	false	false	false	false
(b)	true	false	false	false	false	false	false
(c)	true	false	false	false	false	false	false
(d)	true	false	false	false	false	false	false
(e)	true	false	false	false	false	false	false

Table 394 defines the aggregated channel status (Modification III) for *dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)*.

**Table 394 — Aggregated channel status (Modification III) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (1)**

	Valid frame indicator	Syntax error indicator	Slot boundary violation indicator
(a)	true	false	false
(b)	true	false	false
(c)	true	false	false
(d)	true	false	false
(e)	true	false	false

Figure 180 depicts the resynchronization (1) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10.




Figure 180 — Resynchronization (1) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10

Figure 181 depicts the resynchronization (1) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10.




Figure 181 — Resynchronization (1) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10

Figure 182 depicts the resynchronization (1) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10.




Figure 182 — Resynchronization (1) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The valid frame flag / indicator, the slot boundary violation flag / indicator and the syntax error flag / indicator are set accordingly in the slot status data and in the aggregated channel status. The IUT performs slot counting as expected and sets the value of *vDynResyncAttempt[Ch]* accordingly in the dynamic segment status.

**7.7.9.15 Resynchronization attempt after single short noise detected after valid frame reception (2)**

— **Test purpose**

Verify correct slot counting in the dynamic segment after the occurrence of single noise of various length starting in the minislot after valid frame reception.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 395.

**Table 395 — Modification to basic configurations for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)**

Parameter	Modification to Basic Configurations								
	1a & 1b			2a & 2b			3		
	I	II	III	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2	0	1	2	0	1	2
<i>gdMinislot [MT]</i>	11			11			22		
<i>gNumberOfMinislots</i>	179			89			46		
<i>gdNIT [MT]</i>	16			13			14		
<i>pLatestTx [Minislot]</i>	150			60			20		

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{TSSTransmitter} + cd\text{FSS} + 50 + \text{PayloadLength} * 20 + 30 + cd\text{FES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  from minislot 1. It is verified (UT) that the valid frame flag / indicator is true in the slot status of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.



- 2) In cycle 10, the LT simulates a frame in dynamic slot  $n_{dyn}$  and a low phase starting  $5 * gdBit$  after begin of the minislot  $n_{end-gdDynamicSlotIdlePhase+1}$  and
- (a) ending  $15 * gdBit$  before end of the minislot  $n_{end-gdDynamicSlotIdlePhase+1}$
  - (b) ending  $5 * gdBit$  before end of the minislot  $n_{end-gdDynamicSlotIdlePhase+1}$
  - (c) ending  $15 * gdBit$  before end of the minislot  $n_{end-gdDynamicSlotIdlePhase+2}$
  - (d) ending  $5 * gdBit$  before end of the minislot  $n_{end-gdDynamicSlotIdlePhase+2}$
  - (e) ending  $15 * gdBit$  before end of the minislot  $n_{end-gdDynamicSlotIdlePhase+3}$

In the dynamic segment of cycle 10,  $50 \mu T$  after the start of each minislots and before the respective minislot end, it is verified (UT) that the slot counter(s) ( $vSlotCounter[A]$  and / or  $vSlotCounter[B]$ ) exhibit(s) the values defined in the following table.

- 3) In cycle 10,  $500 \mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the valid frame flag / indicator, the boundary violation flag / indicator and the syntax error flag / indicator in the slot status of slot  $n_{dyn}$  and slot  $n_{dyn}+1$  and in the aggregated channel status hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $vDynResyncAttempt[Ch]$  holds the values as listed in the tables below.

Table 396 defines the value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification I) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (2).

**Table 396 — Value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification I) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)**

	Minislot				
	1	$n_{end}$	$n_{end+1}$	$n_{end+2}$	$n_{end+3}$
(a)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn+3}$
(b)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+1}$	$n_{dyn+2}$
(c)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+1}$	$n_{dyn+2}$
(d)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+1}$	$n_{dyn+1}$
(e)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+1}$	$n_{dyn+1}$

Table 397 defines the value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification II) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (2).

**Table 397 — Value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification II) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)**

	Minislot				
	1	$n_{end}$	$n_{end+1}$	$n_{end+2}$	$n_{end+3}$
(a)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn+3}$
(b)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn+3}$
(c)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+1}$	$n_{dyn+2}$
(d)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+1}$	$n_{dyn+2}$
(e)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+1}$	$n_{dyn+1}$

Table 398 defines the value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification III) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (2).

**Table 398 — Value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification III) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)**

	Minislot				
	1	$n_{end}$	$n_{end+1}$	$n_{end+2}$	$n_{end+3}$
(a)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn+3}$
(b)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn+3}$
(c)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn+3}$
(d)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn+3}$
(e)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+1}$	$n_{dyn+1}$

Table 399 defines the slot status data and  $vDynResyncAttempt[Ch]$  (Modification I) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (2).

**Table 399 — Slot status data and *vDynResyncAttempt[Ch]* (Modification I) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)**

	Slot $n_{\text{dyn}}$			Slot $n_{\text{dyn}+1}$			<i>vDynResyncAttempt[Ch]</i>
	Valid frame flag	Syntax error flag	Slot boundary violation flag	Valid frame flag	Syntax error flag	Slot boundary violation flag	
(a)	true	false	false	false	true	false	false
(b)	true	false	false	false	true	false	false
(c)	true	false	false	false	true	false	false
(d)	true	false	false	false	true	false	false
(e)	true	false	false	false	true	false	false

Table 400 defines the aggregated channel status (Modification I) for *dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)*.

**Table 400 — Aggregated channel status (Modification I) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)**

	Valid frame indicator	Syntax error indicator	Slot boundary violation indicator
(a)	true	true	false
(b)	true	true	false
(c)	true	true	false
(d)	true	true	false
(e)	true	true	false

Table 401 defines the slot status data and *vDynResyncAttempt[Ch]* (Modification II) for *dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)*.

**Table 401 — Slot status data and *vDynResyncAttempt[Ch]* (Modification II) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)**

	Slot $n_{\text{dyn}}$			Slot $n_{\text{dyn}+1}$			<i>vDynResyncAttempt[Ch]</i>
	Valid frame flag	Syntax error flag	Slot boundary violation flag	Valid frame flag	Syntax error flag	Slot boundary violation flag	
(a)	true	true	false	false	false	false	false
(b)	true	true	true	false	false	true	true
(c)	true	true	true	false	false	true	false
(d)	true	true	true	false	false	true	false
(e)	true	true	true	false	false	true	false

Table 402 defines the aggregated channel status (Modification II) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (2).

**Table 402 — Aggregated channel status (Modification II) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)**

	Valid frame indicator	Syntax error indicator	Slot boundary violation indicator
(a)	true	true	false
(b)	true	true	true
(c)	true	true	true
(d)	true	true	true
(e)	true	true	true

Table 403 defines the slot status data and *vDynResyncAttempt[Ch]* (Modification III) for *dynamic segment robustness* – resynchronization attempt after single.

**Table 403 — Slot status data and vDynResyncAttempt[Ch] (Modification III) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)**

	Slot n <sub>dyn</sub>			Slot n <sub>dyn</sub> +1			vDynResync Attempt[Ch]
	Valid frame flag	Syntax error flag	Slot boundary violation flag	Valid frame flag	Syntax error flag	Slot boundary violation flag	
(a)	true	true	false	false	false	false	false
(b)	true	true	false	false	false	false	false
(c)	true	true	false	false	false	false	false
(d)	true	true	true	false	false	true	true
(e)	true	true	true	false	false	true	false

Table 404 defines the aggregated channel status (Modification III) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (2).

**Table 404 — Aggregated channel status (Modification III) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (2)**

	Valid frame indicator	Syntax error indicator	Slot boundary violation indicator
(a)	true	true	false
(b)	true	true	false
(c)	true	true	false
(d)	true	true	true
(e)	true	true	true

Figure 183 depicts the resynchronization (2) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10.




Figure 183 — Resynchronization (2) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10

Figure 184 depicts the resynchronization (2) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10.




Figure 184 — Resynchronization (2) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10

Figure 185 depicts the resynchronization (2) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10.




Figure 185 — Resynchronization (2) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.



— **Pass criteria**

The valid frame flag / indicator, the boundary violation flag / indicator and the syntax error flag / indicator are set accordingly in the slot status and in the aggregated channel status. The IUT performs slot counting as expected and sets the value of *vDynResyncAttempt[Ch]* accordingly in the dynamic segment status.

**7.7.9.16 Resynchronization attempt after single short noise detected after valid frame reception (3)**

— **Test purpose**

Verify correct slot counting in the dynamic segment after the occurrence of single noise of various length starting in the minislot after valid frame reception.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 405, Table 406 and Table 407.

**Table 405 — Modification to basic configurations 1a and 1b for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2	0	1	2
<i>gdMinislot [MT]</i>	6			6		
<i>gdMinislotActionPointOffset [MT]</i>	2			2		
<i>gNumberOfMinislots</i>	328			328		
<i>gdNIT [MT]</i>	15			15		
<i>pLatestTx [Minislot]</i>	188			188		

**Table 406 — Modification to basic configurations 2a and 2b for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2	0	1	2
<i>gdMinislot [MT]</i>	6			6		
<i>gdMinislotActionPointOffset [MT]</i>	2			2		
<i>gNumberOfMinislots</i>	163			163		
<i>gdNIT [MT]</i>	13			13		
<i>pLatestTx [Minislot]</i>	101			101		

**Table 407 — Modification to basic configuration 3 for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2
<i>gdMinislot [MT]</i>	12		
<i>gdMinislotActionPointOffset [MT]</i>	3		
<i>gNumberOfMinislots</i>	84		
<i>gdNIT [MT]</i>	18		
<i>pLatestTx [Minislot]</i>	37		

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + cd\text{FSS} + 50 + \text{PayloadLength} * 20 + 30 + cd\text{FES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  on the active channel(s) from minislot 1. It is verified (UT) that the valid frame flag / indicator is true in the slot status of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle.
- 2) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  and a low phase on the active channel(s)

- (a) starting  $5 * gdBit$  after begin of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$  and ending  $15 * gdBit$  after begin of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$
- (b) starting  $15 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$  and ending  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$
- (c) starting  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$  and ending  $5 * gdBit$  after begin of the minislot  $n_{end}-gdDynamicSlotIdlePhase+2$
- (d) starting  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$  and ending  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+2$
- (e) starting  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$  and ending  $5 * gdBit$  after begin of the minislot  $n_{end}-gdDynamicSlotIdlePhase+3$

Modification I: (a), (b), (c), (d) and (e)

Modification II: (c), (d) and (e)

Modification III: (e)

In the dynamic segment of cycle 10, 50  $\mu T$  after the start of each minislots and before the respective minislot end, it is verified (UT) that the slot counter(s) ( $vSlotCounter[A]$  and / or  $vSlotCounter[B]$ ) exhibit(s) the values defined in the following table.

- 3) In cycle 10, 500  $\mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) the valid frame flag / indicator, the boundary violation flag / indicator and the syntax error flag / indicator in the slot status of slot  $n_{dyn}$  and slot  $n_{dyn}+1$  and in the aggregated channel status hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $vDynResyncAttempt[Ch]$  holds the values as listed in the tables below.

Table 408 defines the value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification I) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (3).

**Table 408 — Value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification I) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

	Minislot					
	1	$n_{end}$	$n_{end}+1$	$n_{end}+2$	$n_{end}+3$	$n_{end}+4$
(a)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+2$	$n_{dyn}+3$	$n_{dyn}+4$
(b)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+1$	$n_{dyn}+3$	$n_{dyn}+4$
(c)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+1$	$n_{dyn}+3$	$n_{dyn}+4$
(d)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+1$	$n_{dyn}+1$	$n_{dyn}+2$
(e)	$n_{dyn}$	$n_{dyn}$	$n_{dyn}+1$	$n_{dyn}+1$	$n_{dyn}+1$	$n_{dyn}+2$

Table 409 defines the value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification II) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (3).

**Table 409 — Value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification II) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

	Minislot				
	1	$n_{end}$	$n_{end+1}$	$n_{end+2}$	$n_{end+3}$
(c)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn+3}$
(d)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+1}$	$n_{dyn+3}$
(e)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+1}$	$n_{dyn+3}$

Table 410 defines the value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification III) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (3).

**Table 410 — Value of  $vSlotCounter[A]$  and / or  $vSlotCounter[B]$  (Modification III) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

	Minislot				
	1	$n_{end}$	$n_{end+1}$	$n_{end+2}$	$n_{end+3}$
(e)	$n_{dyn}$	$n_{dyn}$	$n_{dyn+1}$	$n_{dyn+2}$	$n_{dyn+3}$

Table 411 defines the slot status data and  $vDynResyncAttempt[Ch]$  (Modification I) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (3).

**Table 411 — Slot status data and  $vDynResyncAttempt[Ch]$  (Modification I) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

	Slot $n_{dyn}$			Slot $n_{dyn+1}$			$vDynResyncAttempt[Ch]$
	Valid frame flag	Syntax error flag	Slot boundary violation flag	Valid frame flag	Syntax error flag	Slot boundary violation flag	
(a)	true	false	false	false	true	false	true
(b)	true	false	false	false	true	false	true
(c)	true	false	false	false	true	false	true
(d)	true	false	false	false	true	false	false
(e)	true	false	false	false	true	false	false

Table 412 defines the aggregated channel status (Modification I) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (3).

**Table 412 — Aggregated channel status (Modification I) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

	Valid frame indicator	Syntax error indicator	Slot boundary violation indicator
(a)	true	true	false
(b)	true	true	false
(c)	true	true	false
(d)	true	true	false
(e)	true	true	false

Table 413 defines the slot status data and *vDynResyncAttempt[Ch]* (Modification II) for *dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)*.

**Table 413 — Slot status data and *vDynResyncAttempt[Ch]* (Modification II) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

	Slot $n_{dyn}$			Slot $n_{dyn}+1$			<i>vDynResyncAttempt[Ch]</i>
	Valid frame flag / indicator	Syntax error flag / indicator	Slot boundary violation flag / indicator	Valid frame flag / indicator	Syntax error flag / indicator	Slot boundary violation flag / indicator	
(c)	true	true	true	false	false	true	true
(d)	true	true	true	false	false	true	true
(e)	true	true	true	false	false	true	true

Table 414 defines the aggregated channel status (Modification II) for *dynamic segment robustness – resynchronization attempt*.

**Table 414 — Aggregated channel status (Modification II) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

	Valid frame indicator	Syntax error indicator	Slot boundary violation indicator
(c)	true	true	true
(d)	true	true	true
(e)	true	true	true

Table 415 defines the slot status data and *vDynResyncAttempt[Ch]* (Modification III) for *dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)*.

**Table 415 — Slot status data and *vDynResyncAttempt[Ch]* (Modification III) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

	Slot $n_{dyn}$			Slot $n_{dyn}+1$			<i>vDynResyncAttempt[Ch]</i>
	Valid frame flag / indicator	Syntax error flag / indicator	Slot boundary violation flag / indicator	Valid frame flag / indicator	Syntax error flag / indicator	Slot boundary violation flag / indicator	
(e)	true	true	true	false	false	true	true

Table 416 defines the aggregated channel status (Modification III) for *dynamic segment robustness* – resynchronization attempt after single short noise detected after valid frame reception (3).

**Table 416 — Aggregated channel status (Modification III) for dynamic segment robustness – resynchronization attempt after single short noise detected after valid frame reception (3)**

	Valid frame indicator	Syntax error indicator	Slot boundary violation indicator
(e)	true	true	true

Figure 186 depicts the resynchronization (3) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10.




Figure 186 — Resynchronization (3) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10

Figure 187 depicts the resynchronization (3) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10.




Figure 187 — Resynchronization (3) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10

Figure 188 depicts the resynchronization (3) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10.




Figure 188 — Resynchronization (3) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.



— **Pass criteria**

The valid frame flag / indicator, the boundary violation flag / indicator and the syntax error flag / indicator are set accordingly in the slot status and in the aggregated channel status. The IUT performs slot counting as expected and sets the value of  $vDynResyncAttempt[Ch]$  accordingly in the dynamic segment status.

**7.7.9.17 Frame transmission after single short noise detected after valid frame reception (1)**

— **Test purpose**

Verify correct frame transmission in the dynamic segment after the occurrence of single noise of various length after valid frame reception without CHIRP.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 417.

**Table 417 — Modification to basic configurations for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (1)**

Parameter	Modification to Basic Configurations								
	1a & 1b			2a & 2b			3		
	I	II	III	I	II	III	I	II	III
$gdDynamicSlotIdlePhase$ [Minislot]	0	1	2	0	1	2	0	1	2
$gdMinislot$ [MT]	11			11			22		
$gNumberOfMinislots$	179			89			46		
$gdNIT$ [MT]	16			13			14		
$pLatestTx$ [Minislot]	150			60			20		

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

$$n_{end} = \text{ceil}((gdTSSTransmitter + cdFSS + 50 + PayloadLength * 20 + 30 + cdFES + 1) * gdBit / (gdMinislot * gdMacrotick)) + gdDynamicSlotIdlePhase + 1.$$

The IUT is configured to receive frames in the dynamic slot  $n_{dyn}$  and transmit a frame in the dynamic slot  $n_{dyn}+1$  in continuous mode on the active channel(s).

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{dyn}$ . It is verified (UT) that the valid frame flag / indicator is true in the slot status data of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmits its frame in the dynamic slot  $n_{dyn}+1$  correctly.

The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit-buffer status of slot  $n_{\text{dyn}}+1$  after their verification.

- 2) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  and a low phase starting  $5 * \text{gdBit}$  after end of DTS and
- (a) ending  $15 * \text{gdBit}$  before end of the minislot  $n_{\text{end}}-\text{gdDynamicSlotIdlePhase}$ .
  - (b) ending  $5 * \text{gdBit}$  before end of the minislot  $n_{\text{end}}-\text{gdDynamicSlotIdlePhase}$ .
  - (c) ending  $5 * \text{gdBit}$  after begin of the minislot  $n_{\text{end}}-\text{gdDynamicSlotIdlePhase}+1$ .
  - (d) ending  $15 * \text{gdBit}$  before end of the minislot  $n_{\text{end}}-\text{gdDynamicSlotIdlePhase}+1$ .
  - (e) ending  $5 * \text{gdBit}$  before end of the minislot  $n_{\text{end}}-\text{gdDynamicSlotIdlePhase}+1$ .
  - (f) ending  $5 * \text{gdBit}$  after begin of the minislot  $n_{\text{end}}-\text{gdDynamicSlotIdlePhase}+2$ .
  - (g) ending  $15 * \text{gdBit}$  before end of the minislot  $n_{\text{end}}-\text{gdDynamicSlotIdlePhase}+2$ .

Modification I: (a), (b), (c) and (d)

Modification II: (a), (b), (d), (e), (f) and (g)

Modification III: (a), (b), (d), (e) and (g)

- 3) In cycle 10,  $500 \mu\text{T}$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the frame transmitted indicator in the transmit buffer status and the slot status updated indicator in the slot status of slot  $n_{\text{dyn}}+1$  hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $v\text{DynResyncAttempt}[\text{Ch}]$  holds the values as listed in the tables below.

Table 418 defines the transmit buffer status, slot status data and  $v\text{DynResyncAttempt}[\text{Ch}]$  (Modification I) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (1).

**Table 418 — Transmit buffer status, slot status data and  $v\text{DynResyncAttempt}[\text{Ch}]$  (Modification I) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (1)**

	Cycle 10		
	Frame transmitted indicator	Slot status updated indicator	$v\text{DynResyncAttempt}[\text{Ch}]$
(a)	true	true	false
(b)	true	true	false
(c)	true	true	false
(d)	true	true	false

Table 419 defines the transmit buffer status, slot status data and  $v\text{DynResyncAttempt}[\text{Ch}]$  (Modification II) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (1).

**Table 419 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (1)**

	Cycle 10		
	Frame transmitted indicator	Slot status updated indicator	<i>vDynResyncAttempt[Ch]</i>
(a)	true	true	false
(b)	true	true	false
(d)	true	true	false
(e)	true	true	false
(f)	true	true	false
(g)	true	true	false

Table 420 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification III) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (1).

**Table 420 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification III) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (1)**

	Cycle 10		
	Frame transmitted indicator	Slot status updated indicator	<i>vDynResyncAttempt[Ch]</i>
(a)	true	true	false
(b)	true	true	false
(d)	true	true	false
(e)	true	true	false
(g)	true	true	false

Figure 189 depicts the frame transmission (1) – *gdDynamicSlotIdlePhase* = 0, cycle 10.




Figure 189 — Frame transmission (1) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10

Figure 190 depicts the frame transmission (1) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10.




Figure 190 — Frame transmission (1) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10

Figure 191 depicts the frame transmission (1) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10.




Figure 191 — Frame transmission (1) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The frame transmitted indicator and the slot updated indicator are set accordingly in the transmit buffer-status. The IUT performs slot counting as expected and sets the value of  $vDynResyncAttempt[Ch]$  accordingly in the dynamic segment status.

**7.7.9.18 Frame transmission after single short noise detected after valid frame reception (2)**

— **Test purpose**

Verify correct blocking of frame transmission in the dynamic segment after the occurrence of single noise of various length after valid frame reception without CHIRP.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 421.

**Table 421 — Modification to basic configurations for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (2)**

Parameter	Modification to Basic Configurations								
	1a & 1b			2a & 2b			3		
	I	II	III	I	II	III	I	II	III
$gdDynamicSlotIdlePhase$ [Minislot]	0	1	2	0	1	2	0	1	2
$gdMinislot$ [MT]	11			11			22		
$gNumberOfMinislots$	179			89			46		
$gdNIT$ [MT]	16			13			14		
$pLatestTx$ [Minislot]	150			60			20		

$$n_{dyn} = gNumberOfStaticSlots + 1.$$

$$n_{end} = \text{ceil}((gdTSSTransmitter + cdFSS + 50 + PayloadLength * 20 + 30 + cdFES + 1) * gdBit / (gdMinislot * gdMacrotick)) + gdDynamicSlotIdlePhase + 1.$$

The IUT is configured to receive frames in the dynamic slot  $n_{dyn}$  on the active channel(s) and to transmit a frame in the dynamic slot  $n_{dyn}+2$  and slot  $n_{dyn}+3$  in continuous mode on the active channel(s).

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{dyn}$  on the active channel(s). It is verified (UT) that the valid frame flag / indicator is true in the slot status of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmit its frames in the dynamic slots  $n_{dyn}+2$  and  $n_{dyn}+3$  correctly.

The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}$ ,  $n_{dyn}+2$  and  $n_{dyn}+3$  after their verification.

- 2) In cycle 10, the LT simulates a frame in dynamic slot  $n_{dyn}$  and a low phase on the active channel(s) starting  $5 * gdBit$  after end of DTS and
  - (a) ending  $15 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase$
  - (b) ending  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase$
  - (c) ending  $15 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$ .
  - (d) ending  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$ .
  - (e) ending  $15 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+2$

- 3) In cycle 10, 500  $\mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}+2$  and  $n_{dyn}+3$  hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $vDynResyncAttempt[Ch]$  holds the values as listed in the tables below.

The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}$ ,  $n_{dyn}+2$  and  $n_{dyn}+3$  after their verification.

- 4) In cycle 11, the LT does not simulate its frame in dynamic slot  $n_{dyn}$ . 500  $\mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}+2$  and  $n_{dyn}+3$  hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $vDynResyncAttempt[Ch]$  holds the values as listed in the tables below.

Table 422 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (2).

**Table 422 — Transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (2)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		$vDynResyncAttempt[Ch]$
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	false	true	true	true	true
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 423 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (2).



**Table 423 — Transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (2)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		$vDynResyncAttempt[Ch]$
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 424 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification II, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (2).

**Table 424 — Transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification II, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (2)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		$vDynResyncAttempt[Ch]$
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	false	true	true	true	true
(e)	true	true	true	true	false

Table 425 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification II, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (2).

**Table 425 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (2)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 426 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification III, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (2).

**Table 426 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification III, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (2)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 427 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification III, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (2).

**Table 427 — Transmit buffer status, slot status data and vDynResyncAttempt[Ch] (Modification III, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (2)**

	Slot $n_{\text{dyn}}+2$		Slot $n_{\text{dyn}}+3$		vDynResync Attempt[Ch]
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Figure 192 depicts the frame transmission (2) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10.




Figure 192 — Frame transmission (2) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10

Figure 193 depicts the frame transmission (2) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10.




Figure 193 — Frame transmission (2) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10

Figure 194 depicts the frame transmission (2) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10.




Figure 194 — Frame transmission (2) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The frame transmitted indicator and the slot updated indicator are set accordingly in the transmit buffer status. The IUT performs slot counting as expected and sets the value of *vDynResyncAttempt[Ch]* accordingly in the dynamic segment status. Frame transmission is blocked as expected.

**7.7.9.19 Frame transmission after single short noise detected after valid frame reception (3)**

— **Test purpose**

Verify correct blocking of frame transmission and correct frame transmission in the dynamic segment after the occurrence of single noise of various length after valid frame reception without CHIRP.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 428, Table 429 and Table 430.

**Table 428 — Modification to basic configurations 1a and 1b for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (3)**

Parameter	Modification to Basic Configurations			
	1a		1b	
	I	II	I	II
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	0	1
<i>gdMinislot [MT]</i>	6		6	
<i>gdMinislotActionPointOffset [MT]</i>	2		2	
<i>gNumberOfMinislots</i>	328		328	
<i>gdNIT [MT]</i>	15		15	
<i>pLatestTx [Minislot]</i>	188		188	

**Table 429 — Modification to basic configurations 2a and 2b for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (3)**

Parameter	Modification to Basic Configurations			
	2a		2b	
	I	II	I	II
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	0	1
<i>gdMinislot [MT]</i>	6		6	
<i>gdMinislotActionPointOffset [MT]</i>	2		2	
<i>gNumberOfMinislots</i>	163		163	
<i>gdNIT [MT]</i>	13		13	
<i>pLatestTx [Minislot]</i>	101		101	

**Table 430 — Modification to basic configuration 3 for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (3)**

Parameter	Modification to Basic Configuration	
	3	
	I	II
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1
<i>gdMinislot [MT]</i>	12	
<i>gdMinislotActionPointOffset [MT]</i>	3	
<i>gNumberOfMinislots</i>	84	
<i>gdNIT [MT]</i>	18	
<i>pLatestTx [Minislot]</i>	37	

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + cd\text{FSS} + 50 + \text{PayloadLength} * 20 + 30 + cd\text{FES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

The IUT is configured to receive frames in the dynamic slot  $n_{\text{dyn}}$  on the active channel(s) and transmit a frame in the dynamic slot  $n_{\text{dyn}}+2$ ,  $n_{\text{dyn}}+3$  and slot  $n_{\text{dyn}}+4$  in continuous mode on the active channel(s).

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frames in dynamic slot  $n_{\text{dyn}}$  on the configured channel(s). It is verified (UT) that the valid frame flag / indicator is true in the slot status of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmit its frames in the dynamic slots  $n_{\text{dyn}}+2$ ,  $n_{\text{dyn}}+3$  and  $n_{\text{dyn}}+4$  correctly.



- 2) The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}$ ,  $n_{dyn}+2$ ,  $n_{dyn}+3$  and  $n_{dyn}+4$  after their verification.
- 3) In cycle 10, the LT simulates a frame in dynamic slot  $n_{dyn}$  and a low phase on the active channel(s) starting  $5 * gdBit$  after end of DTS and
- (a) ending  $5 * gdBit$  after begin of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$ .
  - (b) ending  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$ .
  - (c) ending  $5 * gdBit$  after begin of the minislot  $n_{end}-gdDynamicSlotIdlePhase+2$ .

Modification I: (a), (b) and (c)

Modification II: (c)

- 4) In cycle 10, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}+2$ ,  $n_{dyn}+3$  and  $n_{dyn}+4$  hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $vDynResyncAttempt[Ch]$  holds the values as listed in the tables below.
- 5) The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}+2$ ,  $n_{dyn}+3$  and  $n_{dyn}+4$  after their verification.
- 6) In cycle 11, the LT does not simulate its frame in dynamic slot  $n_{dyn}$ . 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}+2$ ,  $n_{dyn}+3$  and  $n_{dyn}+4$  hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $vDynResyncAttempt[Ch]$  holds the values as listed in the tables below.

Table 431 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (3).

**Table 431 — Transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (3)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		Slot $n_{dyn}+4$		$vDynResyncAttempt[Ch]$
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	false	true	true	true	true	true	true
(b)	false	false	false	true	true	true	true
(c)	false	false	false	true	true	true	true

Table 432 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (3).

**Table 432 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification I, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (3)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		Slot $n_{dyn}+4$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	true	true	false
(b)	true	true	true	true	true	true	false
(c)	true	true	true	true	true	true	false

Table 433 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (3).

**Table 433 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (3)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		Slot $n_{dyn}+4$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(c)	false	true	true	true	true	true	true

Table 434 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (3).

**Table 434 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (3)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		Slot $n_{dyn}+4$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(c)	true	true	true	true	true	true	false

Figure 195 depicts the frame transmission (3) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10.




Figure 195 — Frame transmission (3) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10

Figure 196 depicts the frame transmission (3) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10.




Figure 196 — Frame transmission (3) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The frame transmitted indicator and the slot updated indicator are set accordingly in the transmit buffer status. The IUT performs slot counting as expected and sets the value of *vDynResyncAttempt[Ch]* accordingly in the dynamic segment status. Frame transmission is blocked as expected.

**7.7.9.20 Frame transmission after single short noise detected after valid frame reception (4)**

— **Test purpose**

Verify correct frame transmission in the dynamic segment after the occurrence of single noise of various length starting in the first minislot of the dynamic slot idle phase following a valid frame reception.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 435.

**Table 435 — Modification to basic configurations for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (4)**

Parameter	Modification to Basic Configurations					
	1a & 1b		2a & 2b		3	
	I	II	I	II	I	II
<i>gdDynamicSlotIdlePhase [Minislot]</i>	1	2	1	2	1	2
<i>gdMinislot [MT]</i>	11		11		22	
<i>gNumberOfMinislots</i>	179		89		46	
<i>gdNIT [MT]</i>	16		13		14	
<i>pLatestTx [Minislot]</i>	150		60		20	

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + c\text{dFSS} + 50 + \text{PayloadLength} * 20 + 30 + c\text{dFES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

The IUT is configured to receive frames in the dynamic slot  $n_{\text{dyn}}$  on the active channel(s) and transmit a frame in the dynamic slot  $n_{\text{dyn}}+1$  in continuous mode on the active channel(s).

— **Preamble (setup state)**

Preamble III.

— Test execution

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{dyn}$  on the active channel(s). It is verified (UT) that the valid frame flag / indicator is true in the slot status of slot  $n_{dyn}$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmit its frame in the dynamic slot  $n_{dyn}+1$  correctly.
- 2) In cycle 10, the LT simulates a frame in dynamic slot  $n_{dyn}$  and a low phase on the active channel(s) starting  $5 * gdBit$  after begin of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$  and
  - (a) ending  $15 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$ .
  - (b) ending  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$ .
  - (c) ending  $5 * gdBit$  after begin of the minislot  $n_{end}-gdDynamicSlotIdlePhase+2$ .
  - (d) ending  $15 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+2$ .
  - (e) ending  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+2$ .
  - (f) ending  $5 * gdBit$  after begin of the minislot  $n_{end}-gdDynamicSlotIdlePhase+3$ .

Modification I: (a), (b) and (c)

Modification II: (a), (b), (d), (e) and (f)

- 3) In cycle 10, 500  $\mu$ T after the end of the dynamic segment and before cycle end, it is verified (UT) that the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}+1$  hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $vDynResyncAttempt[Ch]$  holds the values as listed in the tables below.

Table 436 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (4).

**Table 436 — Transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (4)**

	Cycle 10		
	Frame transmitted indicator	Slot status updated indicator	$vDynResyncAttempt[Ch]$
(a)	true	true	false
(b)	true	true	false
(c)	true	true	false

Table 437 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification II) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (4).

Table 437 — Transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification II) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (4)

	Cycle 10		
	Frame transmitted indicator	Slot status updated indicator	$vDynResyncAttempt[Ch]$
(a)	true	true	false
(b)	true	true	false
(d)	true	true	false
(e)	true	true	false
(f)	true	true	false

Figure 197 depicts the frame transmission (4) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10.




Figure 197 — Frame transmission (4) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10

Figure 198 depicts the frame transmission (4) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10.




Figure 198 — Frame transmission (4) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The frame transmitted indicator and the slot updated indicator are set accordingly in the transmit buffer status. The IUT performs slot counting as expected and sets the value of *vDynResyncAttempt[Ch]* accordingly in the dynamic segment status.

**7.7.9.21 Frame transmission after single short noise detected after valid frame reception (5)**

— **Test purpose**

Verify correct blocking of frame transmission and correct frame transmission in the dynamic segment after the occurrence of single noise of various length starting in the minislot following a valid frame reception.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 438.

**Table 438 — Modification to basic configurations for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (5)**

Parameter	Modification to Basic Configurations								
	1a & 1b			2a & 2b			3		
	I	II	III	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2	0	1	2	0	1	2
<i>gdMinislot [MT]</i>	11			11			22		
<i>gNumberOfMinislots</i>	179			89			46		
<i>gdNIT [MT]</i>	16			13			14		
<i>pLatestTx [Minislot]</i>	150			60			20		

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + cd\text{FSS} + 50 + \text{PayloadLength} * 20 + 30 + cd\text{FES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

The IUT is configured to receive frames in the dynamic slot  $n_{\text{dyn}}$  on the active channel(s) and transmit frame in the dynamic slot  $n_{\text{dyn}}+2$  and  $n_{\text{dyn}}+3$  in continuous mode on the active channel(s).

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  on the active channel(s). It is verified (UT) that the valid frame flag / indicator is true in the slot status of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmit its frames in the dynamic slots  $n_{\text{dyn}}+2$  and  $n_{\text{dyn}}+3$  correctly.



- 2) In cycle 10, the LT simulates a frame in dynamic slot  $n_{dyn}$  and a low phase on the active channel(s) starting  $5 * gdBit$  after begin of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$  and
- (a) ending  $15 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$ .
  - (b) ending  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+1$ .
  - (c) ending  $15 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+2$ .
  - (d) ending  $5 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+2$ .
  - (e) ending  $15 * gdBit$  before end of the minislot  $n_{end}-gdDynamicSlotIdlePhase+3$ .

- 3) In cycle 10, 500  $\mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}+2$  and  $n_{dyn}+3$  hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $vDynResyncAttempt[Ch]$  holds the values as listed in the tables below.

The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}+2$  and  $n_{dyn}+3$  after their verification.

- 4) In cycle 11, the LT does not simulate its frame in dynamic slot  $n_{dyn}$ . 500  $\mu T$  after the end of the dynamic segment and before cycle end, it is verified (UT) that the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}+2$  and  $n_{dyn}+3$  hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $vDynResyncAttempt[Ch]$  holds the values as listed in the tables below.

Table 439 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (5).

**Table 439 — Transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (5)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		$vDynResyncAttempt[Ch]$
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 440 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification I, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (5).

**Table 440 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification I, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (5)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 441 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (5).

**Table 441 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (5)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	false	true	true	true	true
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 442 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (5).

**Table 442 — Transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification II, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (5)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		$vDynResyncAttempt[Ch]$
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 443 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification III, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (5).

**Table 443 — Transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification III, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (5)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		$vDynResyncAttempt[Ch]$
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	false	true	true	true	true
(e)	true	true	true	true	false

Table 444 defines the transmit buffer status, slot status data and  $vDynResyncAttempt[Ch]$  (Modification III, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (5).

**Table 444 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification III, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (5)**

	Slot $n_{\text{dyn}}+2$		Slot $n_{\text{dyn}}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Figure 199 depicts the frame transmission (5) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10.




Figure 199 — Frame transmission (5) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10

Figure 200 depicts the frame transmission (5) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10.




Figure 200 — Frame transmission (5) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10

Figure 201 depicts the frame transmission (5) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10.




Figure 201 — Frame transmission (5) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The frame transmitted indicator and the slot updated indicator are set accordingly in the transmit buffer status. The IUT performs slot counting as expected and sets the value of *vDynResyncAttempt[Ch]* accordingly in the dynamic segment status. Frame transmission is blocked as expected.

**7.7.9.22 Frame transmission after single short noise detected after valid frame reception (6)**

— **Test purpose**

Verify correct blocking of frame transmission and correct frame transmission in the dynamic segment after the occurrence of single noise of various length starting in the minislot following a valid frame reception.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 445, Table 446 and Table 447.

**Table 445 — Modification to basic configurations 1a and 1b for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (6)**

Parameter	Modification to Basic Configurations					
	1a			1b		
	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2	0	1	2
<i>gdMinislot [MT]</i>	6			6		
<i>gdMinislotActionPointOffset [MT]</i>	2			2		
<i>gNumberOfMinislots</i>	328			328		
<i>gdNIT [MT]</i>	15			15		
<i>pLatestTx [Minislot]</i>	188			188		



**Table 446 — Modification to basic configurations 2a and 2b for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (6)**

Parameter	Modification to Basic Configurations					
	2a			2b		
	I	II	III	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2	0	1	2
<i>gdMinislot [MT]</i>	6			6		
<i>gdMinislotActionPointOffset [MT]</i>	2			2		
<i>gNumberOfMinislots</i>	163			163		
<i>gdNIT [MT]</i>	13			13		
<i>pLatestTx [Minislot]</i>	101			101		

**Table 447 — Modification to basic configuration 3 for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (6)**

Parameter	Modification to Basic Configuration		
	3		
	I	II	III
<i>gdDynamicSlotIdlePhase [Minislot]</i>	0	1	2
<i>gdMinislot [MT]</i>	12		
<i>gdMinislotActionPointOffset [MT]</i>	3		
<i>gNumberOfMinislots</i>	84		
<i>gdNIT [MT]</i>	18		
<i>pLatestTx [Minislot]</i>	37		

$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

$$n_{\text{end}} = \text{ceil}((g\text{dTSSTransmitter} + cd\text{FSS} + 50 + \text{PayloadLength} * 20 + 30 + cd\text{FES} + 1) * g\text{dBit} / (g\text{dMinislot} * g\text{dMacrotick})) + g\text{dDynamicSlotIdlePhase} + 1.$$

The IUT is configured to receive frames in the dynamic slot  $n_{\text{dyn}}$  on the active channel(s) and transmit frame in the dynamic slot  $n_{\text{dyn}}+2$  and slot  $n_{\text{dyn}}+3$  in continuous mode on the active channel(s).

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In cycle 9, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  on the active channel(s). It is verified (UT) that the valid frame flag / indicator is true in the slot status of slot  $n_{\text{dyn}}$  and in the aggregated channel status in the NIT of the cycle. It is verified (LT) that the IUT transmit its frames in the dynamic slot  $n_{\text{dyn}}+2$  and  $n_{\text{dyn}}+3$  correctly.

The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{\text{dyn}}+2$  and  $n_{\text{dyn}}+3$  after their verification.

- 2) In cycle 10, the LT simulates a frame in dynamic slot  $n_{\text{dyn}}$  and a low phase on the active channel(s)
- (a) starting  $5 * \text{gdBit}$  after begin of the minislot  $n_{\text{end-gdDynamicSlotIdlePhase}+1}$  and ending  $15 * \text{gdBit}$  after begin of the minislot  $n_{\text{end-gdDynamicSlotIdlePhase}+1}$ .
  - (b) starting  $15 * \text{gdBit}$  before end of the minislot  $n_{\text{end-gdDynamicSlotIdlePhase}+1}$  and ending  $5 * \text{gdBit}$  before end of the minislot  $n_{\text{end-gdDynamicSlotIdlePhase}+1}$ .
  - (c) starting  $5 * \text{gdBit}$  before end of the minislot  $n_{\text{end-gdDynamicSlotIdlePhase}+1}$  and ending  $5 * \text{gdBit}$  after begin of the minislot  $n_{\text{end-gdDynamicSlotIdlePhase}+2}$ .
  - (d) starting  $5 * \text{gdBit}$  before end of the minislot  $n_{\text{end-gdDynamicSlotIdlePhase}+1}$  and ending  $5 * \text{gdBit}$  before end of the minislot  $n_{\text{end-gdDynamicSlotIdlePhase}+2}$ .
  - (e) starting  $5 * \text{gdBit}$  before end of the minislot  $n_{\text{end-gdDynamicSlotIdlePhase}+1}$  and ending  $5 * \text{gdBit}$  after begin of the minislot  $n_{\text{end-gdDynamicSlotIdlePhase}+3}$ .

Modification I: (a), (b), (c), (d) and (e)

Modification II: (c), (d) and (e)

Modification III: (e)

- 3) In cycle 10, 500uT after the end of the dynamic segment and before cycle end, it is verified (UT) that the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{\text{dyn}}+2$  and  $n_{\text{dyn}}+3$  hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $v\text{DynResyncAttempt}[Ch]$  holds the values as listed in the tables below.

The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{\text{dyn}}+2$  and  $n_{\text{dyn}}+3$  after their verification.

- 4) In cycle 11, the LT does not simulate its frame in dynamic slot  $n_{\text{dyn}}$ . 500 uT after the end of the dynamic segment and before cycle end, it is verified (UT) that the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{\text{dyn}}+2$  and  $n_{\text{dyn}}+3$  hold the values as listed in the tables below. It is also verified (UT) in the dynamic segment status that  $v\text{DynResyncAttempt}[Ch]$  holds the values as listed in the tables below.

Table 448 defines the transmit buffer status, slot status data and  $v\text{DynResyncAttempt}[Ch]$  (Modification I, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (6).

**Table 448 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification I, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (6)**

	Slot $n_{\text{dyn}}+2$		Slot $n_{\text{dyn}}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	false	true	true	true	true
(b)	false	false	false	true	true
(c)	false	false	false	true	true
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 449 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification I, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (6).

**Table 449 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification I, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (6)**

	Slot $n_{\text{dyn}}+2$		Slot $n_{\text{dyn}}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(a)	true	true	true	true	false
(b)	true	true	true	true	false
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 450 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (6).

**Table 450 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (6)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(c)	false	true	true	true	true
(d)	false	false	false	true	true
(e)	false	false	false	true	true

Table 451 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (6).

**Table 451 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification II, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (6)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(c)	true	true	true	true	false
(d)	true	true	true	true	false
(e)	true	true	true	true	false

Table 452 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification III, Cycle 10) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (6).

**Table 452 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification III, Cycle 10) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (6)**

	Slot $n_{dyn}+2$		Slot $n_{dyn}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(e)	false	true	true	true	true

Table 453 defines the transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification III, Cycle 11) for *dynamic segment robustness* – frame transmission after single short noise detected after valid frame reception (6).

**Table 453 — Transmit buffer status, slot status data and *vDynResyncAttempt[Ch]* (Modification III, Cycle 11) for dynamic segment robustness – frame transmission after single short noise detected after valid frame reception (6)**

	Slot $n_{\text{dyn}}+2$		Slot $n_{\text{dyn}}+3$		<i>vDynResyncAttempt[Ch]</i>
	Frame transmitted indicator	Slot status updated indicator	Frame transmitted indicator	Slot status updated indicator	
(e)	true	true	true	true	false

Figure 202 depicts the frame transmission (6) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10.




Figure 202 — Frame transmission (6) –  $gdDynamicSlotIdlePhase = 0$ , cycle 10

Figure 203 depicts the frame transmission (6) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10.




Figure 203 — Frame transmission (6) –  $gdDynamicSlotIdlePhase = 1$ , cycle 10

Figure 204 depicts the frame transmission (6) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10.




Figure 204 — Frame transmission (6) –  $gdDynamicSlotIdlePhase = 2$ , cycle 10

— Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The frame transmitted indicator and the slot updated indicator are set accordingly in the transmit buffer status. The IUT performs slot counting as expected and sets the value of *vDynResyncAttempt[Ch]* accordingly in the dynamic segment status. Frame transmission is blocked as expected.

**7.7.10 Transmission conflict in the static and dynamic segment**

— **Test purpose**

Verify correct handling of a transmission conflict in the static and dynamic segment. The IUT shall recognize a transmission conflict, if decoding is in progress when the IUT starts frame transmission. The IUT shall not abort its transmission upon detection of a transmission conflict. The IUT shall not process frames received while the IUT's transmission is ongoing.

— **Applicability**

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 454.

**Table 454 — Modification to basic configurations for transmission conflict in the static and dynamic segment**

Parameter	Modification to Basic Configurations			
	1a & 1b	2a	2b	3
<i>gdActionPointOffset [MT]</i>	26	26	26	26
<i>gdMinislot [MT]</i>	63	63	63	63
<i>gdMinislotActionPointOffset [MT]</i>	31	31	31	31
<i>gdStaticSlot [MT]</i>	57	57	57	57
<i>gdSymbolWindow [MT]</i>	54	53	54	60
<i>gdSymbolWindowActionPointOffset [MT]</i>	31	31	31	31
<i>gNumberOfMinislots</i>	63	24	24	24
<i>gNumberOfStaticSlots</i>	16	16	16	16
<i>gPayloadLengthStatic [two-byte word]</i>	1	1	1	1
<i>gdNIT [MT]</i>	65	23	22	16
<i>pLatestTx [Minislot]</i>	57	18	18	14
<i>pMacroInitialOffset[A] [MT]</i>	28	27	27	28
<i>pMacroInitialOffset[B] [MT]</i>	28	27	27	28

For dual channel test execution a receive buffer and a transmit buffer are assigned to slot 1 / channel A&B in the IUT.

For single channel test execution a receive buffer and a transmit buffer are assigned to slot 1 on the available channel in the IUT.



$$n_{\text{dyn}} = g\text{NumberOfStaticSlots} + 1.$$

The IUT is configured to transmit a frame in dynamic slot  $n_{\text{dyn}}$ .

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In the NIT of cycle 9, it is verified (UT) that the syntax error flag / indicator, the content error flag / indicator, the slot boundary violation flag / indicator and the transmission conflict flag / indicator are false in the transmit buffer status of slot 1 and in the aggregated channel status. It is further verified that the valid frame flag is false in the transmit buffer status of slot 1 and the valid frame indicator is true in the aggregated channel status. It is also verified (UT) that the frame transmitted indicator and the slot status updated indicator are true in the transmit buffer status of slot 1. The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot 1 after their verification.  
 It is also verified that the slot status updated indicator is false in the slot status data of the receive buffer of slot 1.
- 2) In cycle 10, the LT simulates a frame in slot 1 starting:
  - (a)  $\text{ceil}(g\text{TSSTransmitter} / 2)$  [ $g\text{dBit}$ ] before the action point of slot 1.
  - (b)  $g\text{TSSTransmitter} + 2$  [ $g\text{dBit}$ ] before the action point of slot 1.
  - (c)  $g\text{TSSTransmitter} + 50$  (header) + 2 [ $g\text{dBit}$ ] before the action point of slot 1.
  - (d)  $g\text{TSSTransmitter} + 50$  (header) + 1 + 2 [ $g\text{dBit}$ ] before the action point of slot 1.
  - (e)  $g\text{TSSTransmitter} + 50$  (header) +  $cd\text{BSS} + 2$  [ $g\text{dBit}$ ] before the action point of slot 1.
  - (f)  $g\text{TSSTransmitter} + 50$  (header) + 20 (payload) + 30 (trailer) + 2 [ $g\text{dBit}$ ] before the action point of slot 1.
  - (g)  $g\text{TSSTransmitter} + 50$  (header) + 20 (payload) + 30 (trailer) + 1 + 2 [ $g\text{dBit}$ ] before the action point of slot 1.
- 3) In cycle 10, it is verified (LT) that the IUT transmits its frame in slot 1 disregarding the transmission conflict.
- 4) In the NIT of cycle 10, it is verified (UT) that the syntax error flag / indicator is true, the content error flag / indicator and the slot boundary violation flag / indicator are false and the transmission conflict flag / indicator is true in the transmit buffer status of slot 1 and in the aggregated channel status. It is further verified that the valid frame flag is false in the transmit buffer status of slot 1 and the valid frame indicator is true in the aggregated channel status. It is also verified (UT) that the frame transmitted indicator and the slot status updated indicator are true in the transmit buffer status of slot 1. The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot 1 after their verification.  
 It is also verified that the slot status updated indicator is false in the slot status data of the receive buffer of slot 1.
- 5) In cycle 11, the LT simulates a frame in slot  $n_{\text{dyn}}$  starting before the action point of slot  $n_{\text{dyn}}$ .
  - (a,b,c,d)  $g\text{TSSTransmitter} + 50$  (header) + 20 (payload) + 30 (trailer) +  $cd\text{FES} + 2$  [ $g\text{dBit}$ ] before the action point of slot  $n_{\text{dyn}}$ .

(e,f,g)  $gdTSSTransmitter + 50$  (header) + 20 (payload) + 30 (trailer) +  $cdFES + 1 + 2$  [*gdBit*]  
before the action point of slot  $n_{dyn}$ .

- 6) In cycle 11, it is verified (LT) that the IUT transmits its frame in slot  $n_{dyn}$  disregarding the transmission conflict.
- 7) In the NIT of cycle 11, it is verified (UT) that the syntax error flag / indicator is true, the content error flag / indicator and the slot boundary violation flag / indicator are false and the transmission conflict flag / indicator is true in the transmit buffer status of slot  $n_{dyn}$  and in the aggregated channel status. It is further verified that the valid frame flag is false in the transmit buffer status of slot 1 and the valid frame indicator is true in the aggregated channel status. It is also verified (UT) that the frame transmitted indicator and the slot status updated indicator are true in the transmit buffer status of slot  $n_{dyn}$ . The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot  $n_{dyn}$  after their verification. It is also verified that the slot status updated indicator is false in the slot status data of the receive buffer of slot 1.
- 8) In cycle 12, the LT simulates a valid MTS in slot 1 starting  $gdTSSTransmitter + \text{ceil}(cdCAS / 2)$  [*gdBit*] before the action point of slot 1.
- 9) In cycle 12, it is verified (LT) that the IUT transmits its frame in slot 1 disregarding the transmission conflict.
- 10) In the NIT of cycle 12, it is verified (UT) that the syntax error flag / indicator is true, the content error flag / indicator and the slot boundary violation flag / indicator are false and the transmission conflict flag / indicator is true in the transmit buffer status of slot 1 and in the aggregated channel status. It is further verified that the valid frame flag is false in the transmit buffer status of slot 1 and the valid frame indicator is true in the aggregated channel status. It is also verified (UT) that the frame transmitted indicator and the slot status updated indicator are true in the transmit buffer status of slot 1. The UT resets the frame transmitted indicator and the slot status updated indicator in the transmit buffer status of slot 1 after their verification. It is also verified that the slot status updated indicator is false in the slot status data of the receive buffer of slot 1.

#### — Postamble

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

#### — Pass criteria

The IUT does not stop frame transmission and sets the proper indication upon detection of a transmission conflict in the static segment. The IUT recognizes a transmission conflict, if decoding or channel idle detection is in progress when the IUT starts frame transmission. The IUT does not process a received frame causing a transmission conflict.

### 7.7.11 Transmission conflict in the symbol window

#### — Test purpose

Verify correct handling of a transmission conflict in the symbol window. The IUT shall recognize a transmission conflict, if decoding is in progress when the IUT starts symbol transmission. The IUT shall not abort its transmission upon detection of a transmission conflict. The IUT shall not process frames received while the IUT's transmission is ongoing.

#### — Applicability

SC, DC.

— **Configuration**

All basic configurations using the modifications as listed in Table 455.

**Table 455 — Modification to basic configurations for transmission conflict in the symbol window**

Parameter	Modification to Basic Configurations		
	1a & 1b	2a & 2b	3
<i>gdSymbolWindow</i> [MT]	150	150	145
<i>gdSymbolWindowActionPointOffset</i> [MT]	63	63	63
<i>gNumberOfMinislots</i>	206	121	127
<i>gPayloadLengthStatic</i> [two-byte word]	1	1	1
<i>gdNIT</i> [MT]	21	18	16
<i>pLatestTx</i> [Minislot]	175	82	50

— **Preamble (setup state)**

Preamble III.

— **Test execution**

- 1) In the NIT of cycle 9, it is verified (UT) that the syntax error flag / indicator, the slot boundary violation flag / indicator and the transmission conflict flag / indicator are false in the symbol window status of slot 1 and in the aggregated channel status.
- 2) The UT requests the IUT to transmit an MTS in the symbol window of cycle 10.
- 3) In the symbol window of cycle 10, the LT simulates a frame with a DTS of 5 [*gdBit*] starting:
  - (a)  $\text{ceil}(gdTSSTransmitter / 2)$  [*gdBit*] before the action point of the symbol window.
  - (b)  $gdTSSTransmitter + 2$  [*gdBit*] before the action point of the symbol window.
  - (c)  $gdTSSTransmitter + 50$  (header) + 2 [*gdBit*] before the action point of the symbol window.
  - (d)  $gdTSSTransmitter + 50$  (header) + 1 + 2 [*gdBit*] before the action point of the symbol window.
  - (e)  $gdTSSTransmitter + 50$  (header) + *cdBSS* + 2 [*gdBit*] before the action point of the symbol window.
  - (f)  $gdTSSTransmitter + 50$  (header) + 20 (payload) + 30 (trailer) + 2 [*gdBit*] before the action point of the symbol window.
  - (g)  $gdTSSTransmitter + 50$  (header) + 20 (payload) + 30 (trailer) + 1 + 2 [*gdBit*] before the action point of the symbol window.
  - (h)  $gdTSSTransmitter + 50$  (header) + 20 (payload) + 30 (trailer) + *cdFES* + 2 [*gdBit*] before the action point of the symbol window.
  - (i)  $gdTSSTransmitter + 50$  (header) + 20 (payload) + 30 (trailer) + *cdFES* + 1 + 2 [*gdBit*] before the action point of the symbol window.

- 4) In cycle 10, it is verified (LT) that the IUT transmits its MTS in the symbol window disregarding the transmission conflict.
- 5) 500  $\mu$ T after start of the NIT and before end of the NIT of cycle 10, it is verified (UT) that the syntax error flag / indicator is true, the slot boundary violation flag / indicator is false and the transmission conflict flag / indicator is true in the symbol window status and in the aggregated channel status.
- 6) The UT requests the IUT to transmit an MTS in the symbol window of cycle 11.
- 7) In cycle 11, the LT simulates a valid MTS in the symbol window starting  $gdTSSTransmitter + \text{ceil}(cdCAS / 2) [gdBit]$  before the action point of the symbol window.
- 8) In cycle 11, it is verified (LT) that the IUT transmits its MTS in the symbol window disregarding the transmission conflict.
- 9) In the NIT of cycle 11, it is verified (UT) that the syntax error flag / indicator is true, the slot boundary violation flag / indicator is false and the transmission conflict flag / indicator is true in the symbol window status and in the aggregated channel status.

— **Postamble**

The UT sets the IUT into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The IUT does not stop symbol transmission and sets the proper indication upon detection of a transmission conflict in the symbol window. The IUT recognizes a transmission conflict, if decoding is in progress when the IUT starts symbol transmission. The IUT does not process a received frame causing a transmission conflict.

**7.8 Optional TT-E feature**

**7.8.1 Independent behaviour of gateway source and gateway sink**

— **Test purpose**

Verify correct independent startup behaviour of the Source:CC and Sink:CC if *pExternalSync* = false.

— **Applicability**

TT-E.

— **Configuration**

Source:CC: All basic configurations.

Sink:CC: All basic configurations using the modifications as listed in Table 456.

**Table 456 — Modification to basic configurations for independent behaviour of gateway source and gateway sink, Sink: CC**

Parameter	Modification
<i>pExternalSync</i>	false
<i>pSecondKeySlotID</i>	3
<i>pTwoKeySlotMode</i>	true

— **Preamble (setup state)**

- 1) The UT resets the Sink:CC.
- 2) The UT resets the Source:CC.
- 3) The UT sets the Sink:CC into *POC:config* with the CHI command CONFIG.
- 4) The UT configures the Sink:CC with the given configuration.
- 5) The UT sets the Source:CC into *POC:config* with the CHI command CONFIG.
- 6) The UT configures the Source:CC with the given configuration.
- 7) The UT sets the Sink:CC into *POC:ready* state ( $vPOC!State = READY$ ) with the CHI command CONFIG\_COMPLETE.
- 8) The UT sets the Source:CC into *POC:ready* state ( $vPOC!State = READY$ ) with the CHI command CONFIG\_COMPLETE.
- 9) The UT clears the *vColdstartInhibit* flag of the Sink:CC with the CHI command ALLOW\_COLDSTART.

— **Test execution**

- 1) The UT initiates the startup procedure of the Source:CC and the Sink:CC with the CHI command RUN.
- 2) It is verified (UT) that the Source:CC and the Sink:CC are in the *POC:coldstart listen* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = COLDSTART_LISTEN$ ) 2 500  $\mu$ T after the UT has issued the CHI command RUN for both Source:CC and Sink:CC.
- 3) The LT represents the leading coldstart node in the source cluster and simulates a CAS  $0,9 * pdListenTimeout \pm 0,05 * pdListenTimeout$  after the CHI command RUN of Sink:CC.
- 4) In slot 3 of cycles 0 to 6 of the source cluster, the LT simulates a startup frame in the source cluster with the null frame indicator, the reserved bit and the payload preamble indicator set to '0', holding a payload of 0x00 in all payload bytes.
- 5) In cycle 6 of the sink cluster, within 500  $\mu$ T after cycle start of the sink cluster and before NIT of the sink cluster, it is verified (UT) that the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).
- 6) In slot 3 of cycle 7 of the source cluster, the LT simulates a startup frame in the source cluster with the null frame indicator set to '1', the reserved bit and the payload preamble indicator set to 0, holding the respective payload.
- 7) In the static segment of cycle 7 of the source cluster, the UT issues the command DEFERRED\_HALT to the Source:CC.
- 8) In cycle 7 of the sink cluster, within 500  $\mu$ T after cycle start of the sink cluster and before NIT of the source cluster, it is verified (UT) that the Source:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ) and that the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ) and locally synchronized ( $vExternalSync = false$ ).
- 9) In cycles 7 and 8 of the sink cluster, it is verified (LT) that the Sink:CC transmits startup frames in slot 1 and slot 3.

10) In cycle 8 of the sink cluster, within 500  $\mu\text{T}$  after cycle start of the sink cluster and before NIT of the sink cluster, it is verified (UT) that the Source:CC is in the *POC:halt* state ( $v\text{POC!State} = \text{HALT}$ ) and that the Sink:CC is in the *POC:normal active* state ( $v\text{POC!State} = \text{NORMAL\_ACTIVE}$ ).

— **Postamble**

The UT sets the Sink:CC into *POC:halt* state with the CHI command FREEZE.

The Source:CC is already in the *POC:halt* state.

— **Pass criteria**

The Sink:CC successfully performs its startup independent of the Source:CC and all POC states of the Source:CC and the Sink:CC are set accordingly.

**7.8.2 Clock synchronisation**

**7.8.2.1 Cycle start supervision**

— **Test purpose**

Verify correct behaviour of the cycle start supervision, that is always a constant delay between the cycle starts of the Sink:CC and Source:CC.

— **Applicability**

TT-E.

— **Configuration**

Source:CC: All basic configurations.

Sink:CC: All basic configurations using the modifications as listed in Table 457, Table 458 and Table 459.

**Table 457 — Modification to basic configurations 1a and 1b for cycle start supervision**

Parameter	Modification to Basic Configurations	
	1a	1b
<i>gExternOffsetCorrection</i> [ $\mu\text{s}$ ]	0,175	0,0875
<i>pClusterDriftDamping</i> [ $\mu\text{T}$ ]	0	0
<i>pExternOffsetCorrection</i> [ $\mu\text{T}$ ]	7 <sup>a</sup>	7 <sup>a</sup>
<i>pFallbackInternal</i>	true	true
<i>pKeySlotOnlyEnabled</i>	true	true

<sup>a</sup> *pExternOffsetCorrection* = 7  $\mu\text{T}$  which is an intentional protocol constraints violation. For testability reasons *pExternOffsetCorrection* should be configurable in the Sink:CC, even a constraint in the data link layer specification requires *pExternOffsetCorrection* = 0  $\mu\text{T}$ .

**Table 458 — Modification to basic configurations 2a and 2b for cycle start supervision**

Parameter	Modification to Basic Configurations	
	2a	2b
<i>gExternOffsetCorrection</i> [ $\mu$ s]	0,175	0,35
<i>pClusterDriftDamping</i> [ $\mu$ T]	0	0
<i>pExternOffsetCorrection</i> [ $\mu$ T]	7 <sup>a</sup>	7 <sup>a</sup>
<i>pFallbackInternal</i>	true	true
<i>pKeySlotOnlyEnabled</i>	true	true

<sup>a</sup> *pExternOffsetCorrection* = 7  $\mu$ T which is an intentional protocol constraints violation. For testability reasons *pExternOffsetCorrection* should be configurable in the Sink:CC, even a constraint in the data link layer specification requires *pExternOffsetCorrection* = 0  $\mu$ T.

**Table 459 — Modification to basic configuration 3 for cycle start supervision**

Parameter	Modification to Basic Configuration 3
<i>gExternOffsetCorrection</i> [ $\mu$ s]	0,35
<i>pClusterDriftDamping</i> [ $\mu$ T]	0
<i>pExternOffsetCorrection</i> [ $\mu$ T]	7 <sup>a</sup>
<i>pFallbackInternal</i>	true
<i>pKeySlotOnlyEnabled</i>	true

<sup>a</sup> *pExternOffsetCorrection* = 7  $\mu$ T which is an intentional protocol constraints violation. For testability reasons *pExternOffsetCorrection* should be configurable in the Sink:CC, even a constraint in the data link layer specification requires *pExternOffsetCorrection* = 0  $\mu$ T.

— **Preamble (setup state)**

Preamble IV.

The preamble is followed by the UT, which enables interrupt requests of the IUT for the cycle start interrupt source. All other interrupt sources are disabled for generating interrupt requests.


— **Test execution**

The test has to be executed repeatedly with *vExternOffsetControl* set to (a) 0, (b) -1 and (c) +1.

- 1) In the static segment of cycle 9, the UT sets *vExternOffsetControl* to the respective value.
- 2) In cycle 9, within 500  $\mu$ T after cycle start of the sink cluster and before NIT of the source cluster, it is verified (UT) that the Sink:CC is externally synchronized with the Source:CC (*vExternalSync* = true).
- 3) In cycle 9, it is verified (UT) that the delay between the cycle start interrupts of the Source:CC and the Sink:CC is  $cdTsrcCycleOffset \pm cdCycleStartTimeout$   $\mu$ T.

- 4) In cycle 10, it is verified (UT) that the delay between the cycle start interrupts of the Source:CC and the Sink:CC is
  - (a)  $cdTsrcCycleOffset \pm cdCycleStartTimeout \mu T$ ,
  - (b)  $cdTsrcCycleOffset \pm cdCycleStartTimeout - pExternOffsetCorrection \mu T$  and
  - (c)  $cdTsrcCycleOffset \pm cdCycleStartTimeout + pExternOffsetCorrection \mu T$ .
  
- 5) In cycle 10, within 500  $\mu T$  after cycle start of the sink cluster and before NIT of the source cluster, it is verified (UT) that the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and that the Sink:CC is
  - (a) externally synchronized with the Source:CC ( $vExternalSync = true$ ) or
  - (b, c) locally synchronized ( $vExternalSync = false$ ).
  
- 6) In cycle 10, within 500  $\mu T$  after cycle start of the sink cluster and before NIT of the sink cluster, it is verified (LT) that the Sink:CC transmits startup frames with the null frame indicator set to '1' holding the respective payload in static slot 2 and static slot 3.

Figure 205 depicts the cycle start supervision –  $vExternOffsetControl = 1$ .



**Figure 205 — Cycle start supervision –  $vExternOffsetControl = 1$**

— **Postamble**

The UT sets the Sink:CC into *POC:halt* state with the CHI command FREEZE.



The UT sets the Source:CC into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The Sink:CC loses synchronisation to the Source:CC, if the delay between the cycle starts of Sink:CC and Source:CC is below  $cdTsrcCycleOffset - cdCycleStartTimeout$  or above  $cdTsrcCycleOffset + cdCycleStartTimeout$ .

**7.8.2.2 Offset correction inside bounds**

— **Test purpose**

Verify correct behaviour of offset values at the Sink:CC when there is a deviation inside clock correction bounds at the Source:CC.

— **Applicability**

TT-E.

— **Configuration**

Source:CC: All basic configurations.

Sink:CC: All basic configurations.

The test has to be performed repeatedly with:

- $\Delta t = (a) -pOffsetCorrectionOut + 1 \mu T$ ,
- $\Delta t = (b) 0 \mu T$  and
- $\Delta t = (c) pOffsetCorrectionOut - 1 \mu T$ .

— **Preamble (setup state)**


Preamble IV.

— **Test execution**

- 1) LT starts its cycle 8 of the source cluster shifted by  $\Delta t$ , i.e. all following cycles are shifted.
- 2) In cycle 8, within 500  $\mu T$  after cycle start of the sink cluster and before NIT of the source cluster (in terms of LT this approximates to  $500 \mu T + |\Delta t| + cdTsrcCycleOffset$  after cycle start and  $|\Delta t| + cdTsrcCycleOffset$  before NIT), it is verified (UT) that the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and that the Sink:CC is externally synchronized ( $vExternalSync = true$ ).
- 3) In cycle 9, within 500  $\mu T$  after cycle start of the sink cluster and before NIT of the source cluster (in terms of LT this approximates to  $500 \mu T + |\Delta t| + cdTsrcCycleOffset$  after cycle start and  $|\Delta t| + cdTsrcCycleOffset$  before NIT), it is verified (UT) that the offset correction value  $vInterimOffsetCorrection$  of the Sink:CC is  $TruncateTowardsZero(\Delta t / 2) + \xi_{IUT} \mu T$ .
- 4) In cycle 9 the LT shortens / stretches its cycle at the end by  $-TruncateTowardsZero(\Delta t / 2) \mu T$  (The LT still transmits its startup frame with the same offset from its cycle start).
- 5) In cycle 10, within 500  $\mu T$  after cycle start of the sink cluster and before NIT of the source cluster (in terms of LT this approximates to  $500 \mu T + cdTsrcCycleOffset$  after cycle start and  $cdTsrcCycleOffset$  before NIT), it is verified (UT) that the offset correction value  $vInterimOffsetCorrection$  of the Sink:CC is  $TruncateTowardsZero(\Delta t / 2) + \xi_{IUT} \mu T$ .

- 6) Starting with cycle 10 of the source cluster, the LT proceeds to generate cycles with the nominal cycle length.
- 7) It is verified (LT) that the interval between the Sink:CC's frames in slot2 / cycle 9 and slot 2 / cycle 10 is  $pMicroPerCycle + \text{TruncateTowardsZero}(\Delta t / 2) + \xi_{IUT} + \xi \mu T$ .
- 8) In cycle 11, within 500  $\mu T$  after cycle start of the sink cluster and before NIT of the source cluster (in terms of LT this approximates to  $500 \mu T + cdTsrcCycleOffset$  after cycle start and  $cdTsrcCycleOffset$  before NIT), it is verified (UT) that the offset correction value  $vInterimOffsetCorrection$  of the Sink:CC is  $0 + \xi_{IUT} \mu T$ .
- 9) In cycle 11, within 500  $\mu T$  after cycle start of the sink cluster and before NIT of the source cluster (in terms of LT this approximates to  $500 \mu T + cdTsrcCycleOffset$  after cycle start and  $cdTsrcCycleOffset$  before NIT), it is verified (UT) that the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and that the Sink:CC is externally synchronized ( $vExternalSync = true$ ).

Figure 206 depicts the offset correction inside bounds;  $\Delta t$  greater 0.



a Expected deviation measured by the Source:CC

**Figure 206 — Offset correction inside bounds;  $\Delta t$  greater 0**

— **Postamble**

The UT sets the Source:CC into *POC:halt* state with the CHI command FREEZE.

The UT sets the Sink:CC into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The Sink:CC stays synchronized and performs appropriate offset correction if the offset correction value is timely available.

**7.8.2.3 Offset correction outside bounds**

— **Test purpose**

Verify correct behaviour of the clock correction error handling. The Source:CC has a deviation outside offset correction bounds. The behaviour of the Sink:CC is defined by the *pFallbackInternal* parameter.

— **Applicability**

TT-E.

— **Configuration**

Source:CC: All basic configurations using the modifications of Table 460.

**Table 460 — Modification to basic configurations for offset correction outside bounds, Source:CC**

Parameter	Modification		
	I	II	III
<i>pAllowHaltDueToClock</i>	false		true
<i>pOffsetCorrectionOut</i>	80		80

Sink:CC: All basic configurations using the modifications of Table 461.

**Table 461 — Modification to basic configurations for offset correction outside bounds, Sink:CC**

Parameter	Modification		
	I	II	III
<i>pAllowHaltDueToClock</i>	true	false	true
<i>pFallbackInternal</i>	true	false	true

The test has to be performed repeatedly with:

—  $\Delta t = (a) -pOffsetCorrectionOut - 20 \mu T$  and

—  $\Delta t = (b) pOffsetCorrectionOut + 20 \mu T$ .

— **Preamble (setup state)**

Preamble IV.

The preamble is supplemented by starting with cycle 7. The LT additionally simulates a startup frame in slot 2 in the source cluster.

— **Test execution**

- 1) The LT starts its cycle 8 of the source cluster shifted by  $\Delta t$ . All following cycles are shifted by  $\Delta t$ , too.
- 2) In cycle 9, within 500  $\mu\text{T}$  after cycle start of the source cluster and before NIT of the source cluster (in terms of the LT this approximates to 500  $\mu\text{T}$  +  $|\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the deviation results in an equivalent offset correction value  $vInterimOffsetCorrection = \Delta t + \xi_{\text{IUT}}$   $\mu\text{T}$  in the Source:CC.
  - 3) In cycle 9, within 500  $\mu\text{T}$  after cycle start of the source cluster and before NIT of the source cluster (in terms of the LT this approximates to 500  $\mu\text{T}$  +  $|\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the Source:CC is
    - (I) in the *POC:normal passive* state ( $vPOC!State = \text{NORMAL\_PASSIVE}$ ),
    - (II) in the *POC:normal passive* state ( $vPOC!State = \text{NORMAL\_PASSIVE}$ ) and
    - (III) in the *POC:halt* state ( $vPOC!State = \text{HALT}$ ).
  - 4) In cycle 9, within 500  $\mu\text{T}$  after cycle start of the sink cluster and before NIT of the sink cluster (in terms of the LT this approximates to 500  $\mu\text{T}$  +  $|\Delta t|$  +  $cdTsrcCycleOffset$  after cycle start and  $|\Delta t|$  +  $cdTsrcCycleOffset$  before NIT), it is verified (UT) that
    - (I) the Sink:CC is in the *POC:normal active* state ( $vPOC!State = \text{NORMAL\_ACTIVE}$ ) and the Sink:CC is externally synchronized ( $vExternalSync = \text{true}$ ),
    - (II) the Sink:CC is in the *POC:normal passive* state ( $vPOC!State = \text{NORMAL\_PASSIVE}$ ) and the Sink:CC is externally synchronized ( $vExternalSync = \text{true}$ ) and
    - (III) the Sink:CC is in the *POC:normal active* state ( $vPOC!State = \text{NORMAL\_ACTIVE}$ ) and the Sink:CC is locally synchronized ( $vExternalSync = \text{false}$ ).
  - 5) In cycle 9, within 500  $\mu\text{T}$  after cycle start of the sink cluster and before NIT of the sink cluster (in terms of the LT this approximates to 500  $\mu\text{T}$  +  $|\Delta t|$  +  $cdTsrcCycleOffset$  after cycle start and  $|\Delta t|$  +  $cdTsrcCycleOffset$  before NIT), it is verified (UT) that (I, II) the offset correction value  $vInterimOffsetCorrection$  of the Sink:CC is
    - (a)  $-\text{Source:pOffsetCorrectionOut}$  and
    - (b)  $+\text{Source:pOffsetCorrectionOut}$ .
  - 6) It is verified (LT) that
    - (I) the interval between the Sink:CC's frames in slot 2 / cycle 9 and slot 2 / cycle 10 is
      - (a)  $pMicroPerCycle - \text{Source:pOffsetCorrectionOut} + \xi_{\text{IUT}} + \xi$   $\mu\text{T}$ .
      - (b)  $pMicroPerCycle + \text{Source:pOffsetCorrectionOut} + \xi_{\text{IUT}} + \xi$   $\mu\text{T}$ .
    - (II) in cycle 9 the Sink:CC stops frame transmission and
    - (III) the interval between the Sink:CC's frames in slot 2 / cycle 9 and slot 2 / cycle 10 is  $pMicroPerCycle + \xi$   $\mu\text{T}$ .
  - 7) In cycle 10, within 500  $\mu\text{T}$  after cycle start of the sink cluster and before NIT of the sink cluster (in terms of the LT this approximates to 500  $\mu\text{T}$  +  $|\Delta t|$  +  $cdTsrcCycleOffset$  after cycle start and  $|\Delta t|$  +  $cdTsrcCycleOffset$  before NIT), it is verified (UT) that

- (I) the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and the Sink:CC is externally synchronized ( $vExternalSync = true$ ),
  - (II) the Sink:CC is in the *POC:normal passive* state ( $vPOC!State = NORMAL\_PASSIVE$ ) and the Sink:CC is externally synchronized ( $vExternalSync = true$ ) and
  - (III) the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and the Sink:CC is locally synchronized ( $vExternalSync = false$ ).
- 8) In cycle 10, within 500  $\mu T$  after cycle start of the sink cluster and before NIT of the sink cluster (in terms of the LT this approximates to  $500 \mu T + |\Delta t| + cdTsrcCycleOffset$  after cycle start and  $|\Delta t| + cdTsrcCycleOffset$  before NIT), it is verified (UT) that
- (I, II) the offset correction value  $vInterimOffsetCorrection$  of the Sink:CC is
    - (a)  $-Source:pOffsetCorrectionOut$ ,
    - (b)  $+Source:pOffsetCorrectionOut$ ,
  - (III) the offset correction value  $vInterimOffsetCorrection$  of the Sink:CC is 0  $\mu T$ .

Figure 207 depicts the offset correction outside bounds – modification I.




Figure 207 — Offset correction outside bounds – modification I

— **Postamble**

The UT sets the Sink:CC into *POC:halt* state with the CHI command FREEZE.

(I)(II) The UT sets the Source:CC into *POC:halt* state with the CHI command FREEZE.

(III) None. The Source:CC is already in the *POC:halt* state.

— **Pass criteria**

The Sink:CC recognizes and handles the offset correction violation in the source cluster correctly.

#### 7.8.2.4 Rate correction inside bounds

##### — Test purpose

Verify correct behaviour of rate values at the Sink:CC when there is a deviation inside clock correction bounds at the Source:CC.

##### — Applicability

TT-E.

##### — Configuration

Source:CC: All basic configurations using the modifications of Table 462.

**Table 462 — Modification to basic configurations for rate correction inside bounds, Source:CC**

Parameter	Modification
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0

Sink:CC: All basic configurations using the modifications of Table 463.

**Table 463 — Modification to basic configurations for rate correction inside bounds, Sink:CC**

Parameter	Modification
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0

The test has to be performed repeatedly with:

- $\Delta t = (a) -50 \mu T$ ,
- $\Delta t = (b) 0 \mu T$  and
- $\Delta t = (c) +50 \mu T$ .

##### — Preamble (setup state)

Preamble IV.


##### — Test execution

- 1) At the beginning of cycle 9, the LT shifts its cycle by  $\Delta t$  and generates a cycle with a cycle length altered by  $-\text{TruncateTowardsZero}(\Delta t / 2)$ , i.e. all following cycles are shifted. The LT simulates its frames with the regular offset to the LT's cycle start (see Figure 208).
- 2) Starting with cycle 10, the LT stretches / shortens (according to  $\Delta t$ ) its cycles of the source cluster by  $\text{TruncateTowardsZero}(\Delta t / 2)$ . The modification to the cycle length is distributed over the cycle according to the macrotick generation process as rate correction as specified in the protocol, which impacts the point in times the LT starts frame simulation.
- 3) In cycle 10, within  $500 \mu T$  after cycle start of the sink cluster and before NIT of the source cluster (in terms of LT this approximates to  $500 \mu T + cdTsrcCycleOffset$  after cycle start and  $cdTsrcCycleOffset$  before NIT), it is verified (UT) that the offset correction value *vInterimOffsetCorrection* of the Sink:CC

is  $\text{TruncateTowardsZero}(\Delta t / 2) + \xi_{\text{IUT}} \mu\text{T}$  and the rate correction value  $v\text{InterimRateCorrection}$  of the Sink:CC is  $\text{TruncateTowardsZero}(\Delta t / 2) + \xi_{\text{IUT}} \mu\text{T}$ .

- 4) In cycle 11, within  $500 \mu\text{T}$  after cycle start of the sink cluster and before NIT of the source cluster (in terms of LT this approximates to  $500 \mu\text{T} + cd\text{TSrcCycleOffset}$  after cycle start and  $cd\text{TSrcCycleOffset}$  before NIT), it is verified that the offset correction value  $v\text{InterimOffsetCorrection}$  of the Sink:CC is  $0 + \xi_{\text{IUT}} \mu\text{T}$ .
- 5) It is verified (LT) that the interval between the Sink:CC's frames in slot 2 / cycle 10 and slot 2 / cycle 11 is  $p\text{MicroPerCycle} + \text{TruncateTowardsZero}(\Delta t / 2) + \xi_{\text{IUT}} + \xi \mu\text{T}$ .
- 6) In cycle 12, within  $500 \mu\text{T}$  after cycle start of the sink cluster and before NIT of the source cluster (in terms of LT this approximates to  $500 \mu\text{T} + cd\text{TSrcCycleOffset}$  after cycle start and  $cd\text{TSrcCycleOffset}$  before NIT), it is verified (UT) that the offset correction value  $v\text{InterimOffsetCorrection}$  of the Sink:CC is  $0 + \xi_{\text{IUT}} \mu\text{T}$  and the rate correction value  $v\text{InterimRateCorrection}$  of the Sink:CC is  $\text{TruncateTowardsZero}(\Delta t / 2) + \xi_{\text{IUT}} \mu\text{T}$ .
- 7) In cycle 12, within  $500 \mu\text{T}$  after cycle start of the sink cluster and before NIT of the source cluster (in terms of LT this approximates to  $500 \mu\text{T} + cd\text{TSrcCycleOffset}$  after cycle start and  $cd\text{TSrcCycleOffset}$  before NIT), it is verified (UT) that the Sink:CC is in the *POC:normal active state* ( $v\text{POC!State} = \text{NORMAL\_ACTIVE}$ ) and that the Sink:CC is externally synchronized ( $v\text{ExternalSync} = \text{true}$ ).

Figure 208 depicts the rate correction inside bounds;  $\Delta t$  greater 0.



a Expected deviation measured by the Source:CC

Figure 208 — Rate correction inside bounds;  $\Delta t$  greater 0



— **Postamble**

The UT sets the Sink:CC into *POC:halt* state with the CHI command FREEZE.

The UT sets the Source:CC into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The Sink:CC stays synchronized and performs appropriate rate correction.

**7.8.2.5 Rate correction outside bounds**

— **Test purpose**

Verify correct behaviour of the clock correction error handling. Source:CC has a deviation outside rate correction bounds. The behaviour of the Sink:CC is defined by the *pFallbackInternal* parameter.

— **Applicability**

TT-E.

— **Configuration**

Source:CC: All basic configurations using the modifications of Table 464.

**Table 464 — Modification to basic configurations for rate correction outside bounds, Source:CC**

Parameter	Modification		
	I	II	III
<i>pAllowHaltDueToClock</i>	false		true
<i>pAllowPassiveToActive</i>	1		
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0		
<i>pRateCorrectionOut</i> [ $\mu T$ ]	48 <sup>a</sup>		
<sup>a</sup> <i>pRateCorrectionOut</i> = 48 [ $\mu T$ ] which is an intentional protocol constraints violation in order to ease test execution.			

Sink:CC: All basic configurations using the modifications of Table 465.

**Table 465 — Modification to basic configurations for rate correction outside bounds, Sink:CC**

Parameter	Modification		
	I	II	III
<i>pAllowHaltDueToClock</i>	true	false	true
<i>pAllowPassiveToActive</i>	1		
<i>pClusterDriftDamping</i> [ $\mu T$ ]	0		
<i>pFallbackInternal</i>	true	false	true
<i>pKeySlotOnlyEnabled</i>	true		

The test has to be performed repeatedly with:

- $\Delta t = (a) -60 \mu\text{T}$  and
- $\Delta t = (b) +60 \mu\text{T}$ .

— **Preamble (setup state)**

Preamble IV.

The preamble is supplemented by starting with cycle 7. The LT additionally simulates a startup frame in slot 2 in the source cluster.

— **Test execution**

- 1) At the beginning of cycle 9, the LT shifts its cycle in the source cluster by  $\Delta t$ . All following cycles are shifted by  $\Delta t$ , too.
- 2) In cycle 10, within  $500 \mu\text{T}$  after cycle start of the source cluster and before NIT of the source cluster (in terms of LT this approximates to  $500 \mu\text{T} + |\Delta t|$  after cycle start and  $|\Delta t|$  before NIT), it is verified (UT) that the offset correction value of the Source:CC is  $vInterimOffsetCorrection = \Delta t + \xi_{\text{IUT}} \mu\text{T}$  and the rate correction value of the Source:CC is  $vInterimRateCorrection = \Delta t + \xi_{\text{IUT}} \mu\text{T}$ . It is also verified (UT) that the Source:CC is
  - (I) in the *POC:normal passive* state ( $vPOC!State = \text{NORMAL\_PASSIVE}$ ),
  - (II) in the *POC:normal passive* state ( $vPOC!State = \text{NORMAL\_PASSIVE}$ ) and
  - (III) in the *POC:halt* state ( $vPOC!State = \text{HALT}$ ).
- 3) In cycle 10, within  $500 \mu\text{T}$  after cycle start of the sink cluster and before NIT of the sink cluster (in terms of LT this approximates to  $500 \mu\text{T} + |\Delta t| + cdTsrcCycleOffset$  after cycle start and  $|\Delta t| + cdTsrcCycleOffset$  before NIT), it is verified (UT)
  - (I) that the Sink:CC is in the *POC:normal active* state ( $vPOC!State = \text{NORMAL\_ACTIVE}$ ) and that the Sink:CC is externally synchronized ( $vExternalSync = \text{true}$ ),
  - (II) that the Sink:CC is in the *POC:normal passive* state ( $vPOC!State = \text{NORMAL\_PASSIVE}$ ) and the Sink:CC is externally synchronized ( $vExternalSync = \text{true}$ ) and
  - (III) that the Sink:CC is in the *POC:normal active* state ( $vPOC!State = \text{NORMAL\_ACTIVE}$ ) and the Sink:CC is locally synchronized ( $vExternalSync = \text{false}$ ).
- 4) In cycle 10, within  $500 \mu\text{T}$  after cycle start of the sink cluster and before NIT of the sink cluster (in terms of LT this approximates to  $500 \mu\text{T} + |\Delta t| + cdTsrcCycleOffset$  after cycle start and  $|\Delta t| + cdTsrcCycleOffset$  before NIT), it is verified (UT) that (I, II) the rate correction value  $vInterimRateCorrection$  of the Sink:CC is
  - (a)  $-Source:pRateCorrectionOut$  and
  - (b)  $+Source:pRateCorrectionOut$ .
- 5) It is verified (LT) that
  - (I) the interval between the Sink:CC's frames in slot 2 / cycle 10 and slot 2 / cycle 11 is
    - (a)  $pMicroPerCycle - Source:pRateCorrectionOut + \xi_{\text{IUT}} + \xi \mu\text{T}$ ,
    - (b)  $pMicroPerCycle + Source:pRateCorrectionOut + \xi_{\text{IUT}} + \xi \mu\text{T}$ ,

- (II) in cycle 10 of the sink cluster the Sink:CC stops frame transmission.
- 6) In cycle 12 of the sink cluster, within  $500 \mu\text{T}$  after cycle start and before NIT (in terms of LT this approximates to  $500 \mu\text{T} + |\Delta t| + cdT_{SrcCycleOffset}$  after cycle start and  $|\Delta t| + cdT_{SrcCycleOffset}$  before NIT), it is verified (UT) that
- (I, II) that the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and that the Sink:CC is externally synchronized ( $vExternalSync = true$ ) and
- (III) the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ) and that the Sink:CC is locally synchronized ( $vExternalSync = false$ ).
- 7) In cycle 12 of the sink cluster, it is verified (LT) that the Sink:CC transmits its frames in slot 2 and slot 3.

Figure 209 depicts the rate correction outside bounds – modification II.




Figure 209 — Rate correction outside bounds – modification II

— Postamble

The UT sets the Sink:CC into *POC:halt* state with the CHI command FREEZE.

- (I)(II) The UT sets the Source:CC into *POC:halt* state with the CHI command FREEZE.
- (III) None. The Source:CC is already in the *POC:halt* state.

— **Pass criteria**

The Sink:CC recognizes and handles the rate correction violation in the source cluster correctly.

**7.8.3 Startup**

**7.8.3.1 External startup (1)**

— **Test purpose**

Verify correct startup behaviour of the Sink:CC. The Sink:CC enters the *POC:normal active* state in the same cycle as Source:CC.

— **Applicability**

TT-E.

— **Configuration**

Source:CC: All basic configurations.

Sink:CC: All basic configurations using the modifications of Table 466.

**Table 466 — Modification to basic configurations for external startup (1), Sink:CC**

Parameter	Modification	
	I	II
<i>pExternalSync</i>	true	
<i>pFallbackInternal</i>	false	
<i>pKeySlotOnlyEnabled</i>	true	false
<i>pKeySlotID</i>	2	
<i>pSecondKeySlotID</i>	3	
<i>pTwoKeySlotMode</i>	true	

— **Preamble (setup state)**

The LT emulates the leading coldstart node in the TT-D cluster (source cluster) and sends its startup frames in slot 3. The Source:CC is configured as following TT-D coldstart node. The Sink:CC is configured as TT-E coldstart node in the TT-E cluster (sink cluster).

- 1) The UT resets the Sink:CC.
- 2) The UT resets the Source:CC.
- 3) The UT sets the Sink:CC into *POC:config* with the CHI command CONFIG.
- 4) After 2 500 µT it is checked (UT) that the Sink:CC has entered the *POC:config* state (*vPOC!State = CONFIG*).

- 5) The UT configures the Sink:CC with the given configuration. The Sink:CC is configured to send startup frames in slot 2 and slot 3 ( $pdTwoKeySlotMode = true$ ) and one frame in slot 6.
- 6) The UT sets the Source:CC into *POC:config* with the CHI command CONFIG.
- 7) The UT configures the Source:CC with the given configuration.
- 8) The UT sets the Sink:CC into *POC:ready* state ( $vPOC!State = READY$ ) with the CHI command CONFIG\_COMPLETE.
- 9) After 2 500  $\mu$ T it is checked (UT) that the Sink:CC has entered the *POC:ready* state ( $vPOC!State = READY$ ).

— **Test execution**

- 1) The UT (a) issues, (b) does not issue the command ALLOW\_COLDSTART to the Sink:CC.
- 2) After 2 500  $\mu$ T, the UT initiates the startup procedure of the Sink:CC with the CHI command RUN.
- 3) It is verified (UT) that the Sink:CC is in the *POC:external startup* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = EXTERNAL_STARTUP$ ) 2 500  $\mu$ T after the CHI command RUN.
- 4) The UT sets the Source:CC into *POC:ready* state ( $vPOC!State = READY$ ) with the CHI command CONFIG\_COMPLETE.
- 5) The UT initiates the startup procedure of the Source:CC with the CHI command RUN.
- 6) The LT represents the leading coldstart node in the source cluster and simulates a CAS  $0,5 * pdListenTimeout \pm 0,1 * pdListenTimeout$  after the CHI command RUN.
- 7) In slot 3 of cycles 0 to 6, the LT simulates a startup frame in the source cluster with the null frame indicator, the reserved bit and the payload preamble indicator set to '0', holding a payload of 0x00 in all payload bytes.
- 8) In slot 3 of cycle 7, the LT simulates a startup frame in the source cluster with the null frame indicator set to '1', the reserved bit and the payload preamble indicator set to '0', holding the respective payload.
- 9) In cycle 7, within 500  $\mu$ T after cycle start and before NIT of the source cluster, it is verified (UT) that the Source:CC is synchronized ( $vPOC!State = NORMAL_ACTIVE$ ).
- 10) In cycle 7, within 500  $\mu$ T after cycle start and before NIT of the sink cluster, it is verified (UT) that the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL_ACTIVE$ ).
- 11) In cycle 7, it is verified (LT) that the Sink:CC transmits
  - (I) startup frames with the null frame indicator set to '1' holding the respective payload in static slot 2 and static slot 3 and
  - (II) startup frames with the null frame indicator set to '1' holding the respective payload in static slot 2 and static slot 3 and a frame in static slot 6 with the null frame indicator set to '1' holding the respective payload.
- 12) In cycle 7, within 500  $\mu$ T after cycle start of the sink cluster and before NIT of the source cluster, it is verified (UT) that the cycle counters of the Sink:CC and the Source:CC are set to 7 ( $Sink:vCycleCounter = Source:vCycleCounter = 7$ ).
- 13) In the static segment of cycle 7, the UT issues the command DEFERRED\_HALT to the Source:CC.

14) Within 500  $\mu$ T and 2 500  $\mu$ T after the end of cycle 7 of the sink cluster, it is verified (UT) that the Source:CC is in the *POC:halt* state ( $vPOC!State = HALT$ ) and that the Sink:CC is in the *POC:halt* state ( $vPOC!State = HALT$ ).

Figure 210 depicts the external startup (1) – *pKeySlotOnlyEnabled = false*.




Figure 210 — External startup (1) – *pKeySlotOnlyEnabled = false*

— **Postamble**

None. Both the Source:CC and the Sink:CC are already in the *POC:halt* state.

— **Pass criteria**

The Sink:CC enters the *POC:normal active* state in the same cycle as the Source:CC enters the *POC:normal active* state and transmits the configured frames with the null frame indicator set to '1'.

**7.8.3.2 External startup (2)**

— **Test purpose**

Verify the correct startup behaviour of the Sink:IUT when the startup of the Sink:IUT is triggered while the Source:IUT is already in the *POC:normal active* state.

— **Applicability**

TT-E.

— **Configuration**

Source:CC: All basic configurations using the modifications of Table 467.

**Table 467 — Modification to basic configurations for external startup (2), Source:CC**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	1

Sink:CC: All basic configurations using the modifications of Table 468.

**Table 468 — Modification to basic configurations for external startup (2), Sink:CC**

Parameter	Modification
<i>gMaxWithoutClockCorrectionPassive</i>	1
<i>pExternalSync</i>	true
<i>pKeySlotID</i>	2
<i>pSecondKeySlotID</i>	3
<i>pTwoKeySlotMode</i>	true

— **Preamble (setup state)**

Source:CC:

Preamble I.

Sink:CC:


- 1) The UT resets the Sink:CC (*vPOC!State* = *DEFAULT\_CONFIG*).
- 2) The UT sets the Sink:CC into *POC:config* with the CHI command CONFIG.
- 3) After 2 500  $\mu$ T it is checked (UT) that the Sink:CC has entered the *POC:config* state (*vPOC!State* = *CONFIG*).
- 4) The UT configures the Sink:CC with the given configuration. The Sink:CC is configured to send startup frames in slot 2 and slot 3 (*pTwoKeySlotMode* = true).
- 5) The UT issues the CHI command CONFIG\_COMPLETE to the Sink:CC.
- 6) After 2 500  $\mu$ T it is checked (UT) that the Sink:CC has entered the *POC:ready* state (*vPOC!State* = *READY*).

— **Test execution**

- 1) In cycle (a) 8 and (b) 9 of the source cluster, within 500  $\mu$ T and 1 500  $\mu$ T after cycle start, the UT initiates the startup procedure of the Sink:CC with the CHI command RUN.
- 2) It is verified (UT) that the Sink:CC is in the *POC:external startup* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *EXTERNAL\_STARTUP*) 2 500  $\mu$ T after the CHI command RUN.
- 3) (a) In cycle 9 of the source cluster, within 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the Sink:CC is in the *POC:external startup* state (*vPOC!State* = *STARTUP* and *vPOC!StartupState* = *EXTERNAL\_STARTUP*).
- 4) In cycle 10 of the sink cluster, within 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the Sink:CC is in the *POC:normal active* state (*vPOC!State* = *NORMAL\_ACTIVE*).

- 5) In cycle 10 of the sink cluster, it is verified (LT) that the Sink:CC transmits startup frames with the null frame indicator set to '1' holding the respective payload in static slot 2 and static slot 3.
- 6) In cycle 10, within 500  $\mu$ T after cycle start of the sink cluster and before NIT of the source cluster, it is verified (UT) that the cycle counters of the Sink:CC and the Source:CC are set to 10 ( $\text{Sink:vCycleCounter} = \text{Source:vCycleCounter} = 10$ ).
- 7) In cycle 11 of the source cluster, the LT stops frame simulation in the source cluster.
- 8) In cycle 12 of the sink cluster, within 500  $\mu$ T after cycle start and before NIT, it is verified (UT) that the Sink:CC is in the *POC:normal passive* state ( $\text{vPOC!State} = \text{NORMAL\_PASSIVE}$ ).
- 9) In the static segment of cycle 12, the UT issues the command DEFERRED\_HALT to the Source:CC.
- 10) Within 500  $\mu$ T and 2 500  $\mu$ T after the end of cycle 12 of the sink cluster, it is verified (UT) that the Source:CC is in the *POC:halt* state ( $\text{vPOC!State} = \text{HALT}$ ) and that the Sink:CC is in the *POC:halt* state ( $\text{vPOC!State} = \text{HALT}$ ).

Figure 211 depicts the external startup (2) – startup of Sink CC initiated in cycle 8.



**Figure 211 — External startup (2) – startup of Sink CC initiated in cycle 8**

— **Postamble**

None. Both the Source:CC and the Sink:CC are already in the *POC:halt* state.

— **Pass criteria**

The Sink:CC performs proper startup.



## 7.8.4 Control of protocol operation control

### 7.8.4.1 Command IMMEDIATE\_READY

#### — Test purpose

Verify the correct behaviour of the CHI command IMMEDIATE\_READY in the *POC:external startup* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:external startup* to *POC:ready*, initiated by the CHI command IMMEDIATE\_READY).

#### — Applicability

TT-E.

#### — Configuration

Source:CC: All basic configurations.

Sink:CC: All basic configurations using the modifications of Table 469.

**Table 469 — Modification to basic configurations for control of protocol operation control – command IMMEDIATE\_READY, Sink:CC**

Parameter	Modification
<i>pExternalSync</i>	true
<i>pSecondKeySlotID</i>	2
<i>pTwoKeySlotMode</i>	true

#### — Preamble (setup state)

- 1) The UT resets the Sink:CC.
- 2) The UT sets the Sink:CC into *POC:config* with the CHI command CONFIG.
- 3) The UT configures the Sink:CC with the given configuration.
- 4) The UT sets the Sink:CC into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 5) After 2 500  $\mu$ T it is checked (UT) that the Sink:CC has entered the *POC:ready* state (*vPOC!State = READY*).
- 6) The UT enables interrupt requests of the Sink:CC for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

#### — Test execution

- 1) The UT initiates the startup procedure of the Sink:CC with the CHI command RUN.
- 2) It is verified (UT) that the Sink:CC is in the *POC:external startup* state (*vPOC!State = STARTUP* and *vPOC!StartupState = EXTERNAL\_STARTUP*) 2 500  $\mu$ T after the CHI command RUN.
- 3) The UT clears (resets) the interrupt status indication flags of the Sink:CC for all interrupt sources.
- 4) 2 500  $\mu$ T later the UT issues the CHI command IMMEDIATE\_READY to the Sink:CC.

- 5) 2 500  $\mu$ T after the CHI command IMMEDIATE\_READY it is verified (UT) that the Sink:CC has entered the *POC:ready* state ( $vPOC!State = READY$ ) and that the startup state of the Sink:CC is undefined ( $vPOC!StartupState = UNDEFINED$ ).
- 6) It is verified (UT) that the Sink:CC did not generate any interrupt request.

— **Postamble**

The UT sets the Sink:CC into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The Sink:CC performs the expected state transitions accordingly. The Sink:CC does not indicate an interrupt request on the POC state transition to *POC:ready* state.

**7.8.4.2 Command FREEZE**

— **Test purpose**

Verify the correct behaviour of the CHI command FREEZE in the *POC:external startup* state. Verify that no interrupt request is indicated for the POC state transition interrupt source (transition from *POC:external startup* to *POC:halt*, initiated by the CHI command FREEZE).

— **Applicability**

TT-E.

— **Configuration**

Source:CC: All basic configurations.

Sink:CC: All basic configurations using the modifications of Table 470.

**Table 470 — Modification to basic configurations for control of protocol operation control – command FREEZE, Sink:CC**

Parameter	Modification
<i>pExternalSync</i>	true
<i>pSecondKeySlotID</i>	2
<i>pTwoKeySlotMode</i>	true

— **Preamble (setup state)**

- 1) The UT resets the Sink:CC.
- 2) The UT sets the Sink:CC into *POC:config* with the CHI command CONFIG.
- 3) The UT configures the Sink:CC with the given configuration.
- 4) The UT sets the Sink:CC into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 5) After 2 500  $\mu$ T it is checked (UT) that the Sink:CC has entered the *POC:ready* state ( $vPOC!State = READY$ ).

- 6) The UT enables interrupt requests of the Sink:CC for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT initiates the startup procedure of the Sink:CC with the CHI command RUN.
- 2) It is verified (UT) that the Sink:CC is in the *POC:external startup* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = EXTERNAL\_STARTUP$ ) 2 500  $\mu T$  after the CHI command RUN.
- 3) The UT clears (resets) the interrupt status indication flags of the Sink:CC for all interrupt sources.
- 4) 2 500  $\mu T$  later the UT issues the CHI command FREEZE.
- 5) 2 500  $\mu T$  after the CHI command FREEZE it is verified (UT) that the Sink:CC has entered the *POC:halt* state ( $vPOC!State = STARTUP$ ,  $vPOC!StartupState = EXTERNAL\_STARTUP$ ) and  $vPOC!Freeze = true$ .
- 6) It is verified (UT) that the Sink:CC did not generate any interrupt request.

— **Postamble**

None. The Sink:CC is already in *POC:halt* state.

— **Pass criteria**

The Sink:CC performs the expected state transitions and  $vPOC!Freeze$  is set accordingly. The Sink:CC does not indicate an interrupt request on the POC state transition to *POC:halt* state.

**7.8.4.3 Command DEFERRED\_READY**

— **Test purpose**

Verify the correct behaviour of the CHI command DEFERRED\_READY in the *POC:external startup* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:external startup* to *POC:ready*, initiated by the CHI command DEFERRED\_READY).

— **Applicability**

TT-E.

— **Configuration**

Source:CC: All basic configurations.

Sink:CC: All basic configurations using the modifications of Table 471.

**Table 471 — Modification to basic configurations for control of protocol operation control – command DEFERRED\_READY, Sink:CC**

Parameter	Modification
<i>pExternalSync</i>	true
<i>pSecondKeySlotID</i>	2
<i>pTwoKeySlotMode</i>	true

— **Preamble (setup state)**

- 1) The UT resets the Sink:CC.
- 2) The UT sets the Sink:CC into *POC:config* with the CHI command CONFIG.
- 3) The UT configures the Sink:CC with the given configuration.
- 4) The UT sets the Sink:CC into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 5) After 2 500  $\mu$ T it is checked (UT) that the Sink:CC has entered the *POC:ready* state ( $vPOC!State = READY$ ).
- 6) The UT enables interrupt requests of the Sink:CC for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT initiates the startup procedure of the Sink:CC with the CHI command RUN.
- 2) It is verified (UT) that the Sink:CC is in the *POC:external startup* state ( $vPOC!State = STARTUP$  and  $vPOC!StartupState = EXTERNAL_STARTUP$ ) 2 500  $\mu$ T after the CHI command RUN.
- 3) The UT clears (resets) the interrupt status indication flags of the Sink:CC for all interrupt sources.
- 4) 2 500  $\mu$ T later the UT issues the CHI command DEFERRED\_READY.
- 5) 2 500  $\mu$ T after the CHI command DEFERRED\_READY it is verified (UT) that the Sink:CC has entered the *POC:ready* state ( $vPOC!State = READY$ ), that the startup state is undefined ( $vPOC!StartupState = UNDEFINED$ ) and that  $vPOC!CHIReadyRequest = false$ .
- 6) It is verified (UT) that the Sink:CC has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

The UT sets the Sink:CC into *POC:halt* state with the CHI command FREEZE.

— **Pass criteria**

The Sink:CC performs the state transition to *POC:ready* accordingly and the  $vPOC!CHIReadyRequest$  is set accordingly. The Sink:CC indicates an interrupt request on the POC state transition to *POC:ready* state.

#### 7.8.4.4 Command DEFERRED\_HALT

— **Test purpose**

Verify the correct behaviour of the CHI command DEFERRED\_HALT in the *POC:external startup* state. Verify that an interrupt request is indicated for the POC state transition interrupt source (transition from *POC:external startup* to *POC:halt*, initiated by the CHI command DEFERRED\_HALT).

— **Applicability**

TT-E.

— **Configuration**

Source:CC: All basic configurations.

Sink:CC: All basic configurations using the modifications of Table 472.

**Table 472 — Modification to basic configurations for control of protocol operation control – command DEFERRED\_HALT, Sink:CC**

Parameter	Modification
<i>pExternalSync</i>	true
<i>pSecondKeySlotID</i>	2
<i>pTwoKeySlotMode</i>	true

— **Preamble (setup state)**

- 1) The UT resets the Sink:CC.
- 2) The UT sets the Sink:CC into *POC:config* with the CHI command CONFIG.
- 3) The UT configures the Sink:CC with the given configuration.
- 4) The UT sets the Sink:CC into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 5) After 2 500  $\mu$ T it is checked (UT) that the Sink:CC has entered the *POC:ready* state (*vPOC!State = READY*).
- 6) The UT enables interrupt requests of the Sink:CC for the POC state transition interrupt source. All other interrupt sources are disabled for generating interrupt requests.

— **Test execution**

- 1) The UT initiates the startup procedure of the Sink:CC with the CHI command RUN.
- 2) It is verified (UT) that the Sink:CC is in the *POC:external startup* state (*vPOC!State = STARTUP* and *vPOC!StartupState = EXTERNAL\_STARTUP*) 2 500  $\mu$ T after the CHI command RUN.
- 3) The UT clears (resets) the interrupt status indication flags of the Sink:CC for all interrupt sources.
- 4) 2 500  $\mu$ T later the UT issues the CHI command DEFERRED\_HALT.
- 5) 2 500  $\mu$ T after the CHI command DEFERRED\_HALT it is verified (UT) that the Sink:CC has entered the *POC:halt* state (*vPOC!State = HALT*) and that *vPOC!CHIHaltRequest = false*.
- 6) It is verified (UT) that the Sink:CC has generated an interrupt request only for the interrupt source POC state transition.

— **Postamble**

None. The Sink:CC is already in *POC:halt* state.

— **Pass criteria**

The Sink:CC performs the state transition to *POC:halt* accordingly and the *vPOC!CHIHaltRequest* is set accordingly. The Sink:CC indicates an interrupt request on the POC state transition to *POC:halt* state.

## 7.9 Preambles

### 7.9.1 Preamble I

#### — Description

The IUT is configured as coldstart node sending startup frames in slot 2. The IUT assumes the role of the following coldstart node, the LT the role of the leading coldstart node simulating startup frames in slot 1.

#### — Configuration

All basic configurations using the modifications of Table 473.

**Table 473 — Modification to basic configurations for preambles – preamble I**

Parameter	Modification
<i>pKeySlotID</i>	2
<i>pKeySlotUsedForStartup</i>	true
<i>pKeySlotUsedForSync</i>	true

Table 474 defines the preamble I applied default frame contents.

**Table 474 — Preamble I applied default frame contents**

Default frame contents		
Frame ID	1	2
Reserved bit	0	
Payload preamble indicator	0	
Null frame indicator	1	
Sync frame indicator	1	
Startup frame indicator	1	
Payload length	<i>gPayloadLengthStatic</i>	
Payload data on channel A	byte 0: 0xAA, byte 1: 0x55, all other bytes set to 0x00	
Payload data on channel B	byte 0: 0xCC, byte 1: 0x33, all other bytes set to 0x00	

#### — Execution

- 1) The UT resets the IUT.
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG.
- 3) The UT configures the IUT with the given configuration.
- 4) The UT configures the IUT to transmit a startup frame in slot 2 according to the respective default frame contents.

- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) The LT represents the leading coldstart node and simulates a CAS  $0,5 * pdListenTimeout \pm 0,1 * pdListenTimeout$  after the CHI command RUN.
- 8) In slot 1 of cycles 0 to 6, the LT simulates a startup frame with the null frame indicator, the reserved bit and the payload preamble indicator set to 0, holding no payload if the payload length is zero or a payload of 0x00 in all payload bytes.
- 9) In cycles 4 to 6, it is checked (LT) that the IUT transmits a startup frame with the null frame indicator set to 0 holding no payload if the payload length is zero or a payload of 0x00 in all payload bytes in static slot 2.
- 10) In slot 1 of cycle 7, the LT simulates a startup frame with the respective default frame contents.
- 11) In cycle 7, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is synchronized (*vPOC!State = NORMAL\_ACTIVE*).
- 12) In cycle 7, it is checked (LT) that the IUT transmits a startup frame with the null frame indicator set to 1 holding the respective payload in static slot 2.

Figure 212 depicts the preamble I.




Figure 212 — Preamble I

## 7.9.2 Preamble II

### — Description

The IUT is configured as coldstart node sending startup frames in slot 1. The IUT assumes the role of the leading coldstart node, the LT the role of the following coldstart node simulating startup frames in slot 2.

### — Configuration

All basic configurations using the modifications of Table 475.

**Table 475 — Modification to basic configurations for preambles – preamble II**

Parameter	Modification
<i>pKeySlotID</i>	1
<i>pKeySlotUsedForStartup</i>	true
<i>pKeySlotUsedForSync</i>	true

Table 476 defines the preamble II applied default frame contents.

**Table 476 — Preamble II applied default frame contents**

Default frame contents		
Frame ID	1	2
Reserved bit	0	
Payload preamble indicator	0	
Null frame indicator	1	
Sync frame indicator	1	
Startup frame indicator	1	
Payload length	<i>gPayloadLengthStatic</i>	
Payload data on channel A	byte 0: 0xAA, byte 1: 0x55, all other bytes set to 0x00	
Payload data on channel B	byte 0: 0xCC, byte 1: 0x33, all other bytes set to 0x00	

— **Execution**

- 1) The UT resets the IUT.
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG.
- 3) The UT configures the IUT with the given configuration.
- 4) The UT configures the IUT to transmit a startup frame in slot 1 holding the respective default payload. The payload preamble indicator is set to 0.
- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 6) The UT clears the *vColdstartInhibit* flag with the CHI command ALLOW\_COLDSTART.
- 7) The UT initiates the startup procedure with the CHI command RUN.
- 8) The IUT is the leading coldstart node. It is checked (LT) that the IUT transmits a CAS.
- 9) In cycles 0 to 5, it is checked (LT) that the IUT transmits a startup frame with the null frame indicator set to 0 holding no payload if the payload length is zero or a payload of 0x00 in all payload bytes in slot 1.



- 10) The LT represents the following coldstart node. In slot 2 of cycles 4 to 6, the LT simulates a startup frame with the null frame indicator, the reserved bit and the payload preamble indicator set to 0, holding no payload if the payload length is zero or a payload of 0x00 in all payload bytes.
- 11) In cycle 6, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 12) In cycle 6, it is checked (LT) that the IUT transmits a startup frame with the null frame indicator set to 1 holding the respective payload in slot 1.

Figure 213 depicts the preamble II.




Figure 213 — Preamble II

### 7.9.3 Preamble III

#### — Description

The IUT is configured as integrating node sending static frames in slot 1. The LT assumes the role of the leading coldstart node simulating startup frames in slot 2 and the following coldstart node simulating startup frames in slot 16.

#### — Configuration

All basic configurations using the modifications of Table 477.

Table 477 — Modification to basic configurations for preambles – preamble III

Parameter	Modification
<i>pKeySlotID</i>	0
<i>pKeySlotUsedForStartup</i>	false
<i>pKeySlotUsedForSync</i>	false

Table 478 defines the preamble III applied default frame contents.

**Table 478 — Preamble III applied default frame contents**

Default frame contents			
Frame ID	2	16	1, 3..15
Reserved bit	0		
Payload preamble indicator	0		
Null frame indicator	1		
Sync frame indicator	1		0
Startup frame indicator	1		0
Payload length	<i>gPayloadLengthStatic</i>		
Payload data on channel A	byte 0: 0xAA, byte 1: 0x55, all other bytes set to 0x00		
Payload data on channel B	byte 0: 0xCC, byte 1: 0x33, all other bytes set to 0x00		

— **Execution**

- 1) The UT resets the IUT.
- 2) The UT sets the IUT into *POC:config* state with the CHI command CONFIG.
- 3) The UT configures the IUT with the given configuration.
- 4) The UT configures the IUT to transmit a static frame (no sync frame) in slot 1.
- 5) The UT sets the IUT into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 6) The UT initiates the startup procedure with the CHI command RUN.
- 7) The LT represents two coldstart nodes and simulates a CAS  $0,5 * pdListenTimeout \pm 0,1 * pdListenTimeout$  after the CHI command RUN.
- 8) In slot 2 of cycles 0 to 7, the LT simulates a startup frame with the null frame indicator, the reserved bit and the payload preamble indicator set to 0, holding no payload if the payload length is zero or a payload of 0x00 in all payload bytes.
- 9) In slot 16 of cycles 4 to 7, the LT simulates a startup frame with the null frame indicator, the reserved bit and the payload preamble indicator set to 0, holding no payload if the payload length is zero or a payload of 0x00 in all payload bytes.
- 10) In slots 2 and 16 of cycle 8, the LT simulates startup frames with the null frame indicator set to 1, the reserved bit and the payload preamble indicator set to 0, holding the respective default payload.
- 11) In cycle 8, 500  $\mu$ T after cycle start and before cycle end, it is checked (UT) that the IUT is synchronized (*vPOC!State = NORMAL\_ACTIVE*).
- 12) In cycle 8, it is checked (LT) that the IUT transmits a static frame with the null frame indicator set to 1 holding the respective payload in slot 1.

Figure 214 depicts the preamble III.




Figure 214 — Preamble III

#### 7.9.4 Preamble IV

##### — Description

The TT-E time gateway source (Source:CC) is configured as TT-D coldstart node sending startup frames in slot 1. The Source:CC takes the role of the following coldstart node, the LT takes the role of the leading coldstart node in the TT-D cluster (source cluster) simulating startup frames in slot 3. The TT-E time gateway sink (Sink:CC) is configured as TT-E coldstart node in the TT-E cluster (sink cluster) and sending startup frames in slot 2 and 3.

##### — Configuration

Source:CC: All basic configurations.

Sink:CC: All basic configurations using the modifications of Table 479.

Table 479 — Modification to basic configurations for preambles – preamble IV, Sink:CC

Parameter	Modification
<i>pExternalSync</i>	true
<i>pKeySlotID</i>	2
<i>pKeySlotUsedForStartup</i>	true
<i>pKeySlotUsedForSync</i>	true
<i>pSecondKeySlotID</i>	3
<i>pTwoKeySlotMode</i>	true

Both clusters, the source cluster and the sink cluster use the same basic configuration (unless otherwise specified in the test case).

Table 480 defines the default frame contents applied for Preamble IV for both Source:CC and Sink:CC.

**Table 480 — Default frame contents applied for Preamble IV for both Source:CC and Sink:CC**

Default frame contents		
Frame ID (Source:CC)	1	3
Frame ID (Sink:CC)	2	3
Reserved bit	0	
Payload preamble indicator	0	
Null frame indicator	1	
Sync frame indicator	1	
Startup frame indicator	1	
Payload length	<i>gPayloadLengthStatic</i>	
Payload data on channel A	byte 0: 0xAA, byte 1: 0x55, all other bytes set to 0x00	
Payload data on channel B	byte 0: 0xCC, byte 1: 0x33, all other bytes set to 0x00	

— **Execution**

- 1) The UT resets the Source:CC (*vPOC!State = DEFAULT\_CONFIG*).
- 2) The UT resets the Sink:CC (*vPOC!State = DEFAULT\_CONFIG*).
- 3) The UT sets the Sink:CC into *POC:config* with the CHI command CONFIG.
- 4) The UT configures the Sink:CC with the given configuration. The Sink:CC is configured to send startup frames in slot 2 and slot 3 (*pTwoKeySlotMode = true*).
- 5) The UT sets the Source:CC into *POC:config* with the CHI command CONFIG.
- 6) The UT configures the Source:CC with the given configuration.
- 7) The UT sets the Sink:CC into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 8) The UT sets the Source:CC into *POC:ready* state with the CHI command CONFIG\_COMPLETE.
- 9) The UT initiates the startup procedure of the Sink:CC with the CHI command RUN.
- 10) It is checked (UT) that the Sink:CC is in the *POC:external startup* state (*vPOC!State = STARTUP* and *vPOC!StartupState = EXTERNAL\_STARTUP*) 2 500 µT after the CHI command RUN.
- 11) The UT initiates the startup procedure of the Source:CC with the CHI command RUN.
- 12) The LT represents the leading coldstart node in the source cluster and simulates a CAS  $0,5 * pdListenTimeout \pm 0,1 * pdListenTimeout$  after the CHI command RUN.

- 13) In slot 3 of cycles 0 to 6, the LT simulates a startup frame in the source cluster with the null frame indicator, the reserved bit and the payload preamble indicator set to 0, holding no payload if the payload length is zero or a payload of 0x00 in all payload bytes.
- 14) In cycles 4 to 6 of the source cluster, it is checked (LT) that the Source:CC transmits a startup frame with the null frame indicator set to 0 holding no payload if the payload length is zero or a payload of 0x00 in all payload bytes in static slot 1.
- 15) In slot 3 of cycle 7, the LT simulates a startup frame in source cluster with the null frame indicator set to 1, the reserved bit and the payload preamble indicator set to 0, holding the respective payload.
- 16) In cycle 7 of the source cluster, within 500  $\mu$ T after cycle start and before NIT, it is checked (UT) that the Source:CC is synchronized ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 17) In cycle 7, it is checked (LT) that the Source:CC transmits a startup frame with the null frame indicator set to 1 holding the respective payload in static slot 1.
- 18) In cycle 7, within 500  $\mu$ T after cycle start of sink cluster and before NIT, it is checked (UT) that the Sink:CC is in the *POC:normal active* state ( $vPOC!State = NORMAL\_ACTIVE$ ).
- 19) In cycle 7, it is checked (LT) that the Sink:CC transmits a startup frame with the null frame indicator set to 1 holding the respective payload in static slot 2 and static slot 3.

Figure 215 depicts the preamble IV.




Figure 215 — Preamble IV

## 8 Configuration

### 8.1 Basic configuration

The basic configuration is the default configuration. Deviating parameter values are explicitly stated in the test cases and preambles.

Table 481 defines the protocol relevant global cluster parameters.

**Table 481 — Protocol relevant global cluster parameters**

Parameter	Basic Configuration				
	1a	1b	2a	2b	3
<i>gColdstartAttempts</i>	8				
<i>gCycleCountMax</i>	63				
<i>gdActionPointOffset [MT]</i>	4	3			
<i>gdCASRxLowMax [gdBit]</i>	97	80		72	
<i>gdDynamicSlotIdlePhase [Minislot]</i>	1				
<i>gdIgnoreAfterTx [gdBit]</i>	5	3		2	
<i>gdMinislot [MT]</i>	9	7			
<i>gdMinislotActionPointOffset [MT]</i>	4	3			
<i>gdStaticSlot [MT]</i>	35	33		58	
<i>gdSymbolWindow [MT]</i>	40	23		24	
<i>gdSymbolWindowActionPointOffset [MT]</i>	4	3			
<i>gdTSSTransmitter [gdBit]</i>	11	6		4	
<i>gdWakeupRxIdle [gdBit]</i>	40	20		10	
<i>gdWakeupRxLow [gdBit]</i>	40	20		10	
<i>gdWakeupRxWindow [gdBit]</i>	480	240		120	
<i>gdWakeupTxIdle [gdBit]</i>	180	90		45	
<i>gdWakeupTxActive [gdBit]</i>	60	30		15	
<i>gListenNoise</i>	2				
<i>gMacroPerCycle [MT]</i>	5 000	2 500			
<i>gMaxWithoutClockCorrectionFatal</i>	2				
<i>gMaxWithoutClockCorrectionPassive</i>	2				
<i>gNumberOfMinislots</i>	219	140		145	
<i>gNumberOfStaticSlots</i>	85	45		25	
<i>gPayloadLengthStatic [two-byte word]</i>	8				
<i>gSyncFrameIDCountMax</i>	15				

Table 482 defines the protocol related global cluster parameters.

**Table 482 — Protocol related global cluster parameters**

Parameter	Basic Configuration				
	1a	1b	2a	2b	3
<i>gChannels</i>	value of <i>pChannels</i>				
<i>gClockDeviationMax</i>	0,0003				
<i>gClusterDriftDamping</i> [ $\mu T$ ]	2				
<i>gdBit</i> [ $\mu s$ ]	0,1		0,2		0,4
<i>gdCycle</i> [ $\mu s$ ]	5 000				
<i>gdMacrotick</i> [ $\mu s$ ]	1		2		
<i>gdNIT</i> [MT]	14		12		11
<i>gdSampleClockPeriod</i> [ $\mu s$ ]	0,0125		0,025		0,050
<i>gExternOffsetCorrection</i> [ $\mu s$ ]	0				
<i>gExternRateCorrection</i> [ $\mu s$ ]	0				
<i>gNetworkManagementVectorLength</i> [byte]	2				

Table 483 defines the protocol relevant Node parameters.

Table 483 — Protocol relevant Node parameters

Parameter	Basic Configuration				
	1a	1b	2a	2b	3
<i>pAllowHaltDueToClock</i>	true				
<i>pAllowPassiveToActive</i>	0				
<i>pChannels</i>	See 7.1.1 for single channel test execution: A or B for dual channel test execution: A&B				
<i>pAcceptedStartupRange</i> [ $\mu T$ ]	281	403	283	221	224
<i>pClusterDriftDamping</i> [ $\mu T$ ]	2				
<i>pDecodingCorrection</i> [ $\mu T$ ]	52	104	64	32	48
<i>pDelayCompensation[A]</i> [ $\mu T$ ]	5	10	10	5	10
<i>pDelayCompensation[B]</i> [ $\mu T$ ]	5	10	10	5	10
<i>pListenTimeout</i> [ $\mu T$ ]	400 242	800 482	400 242	200 122	200 122
<i>pExternOffsetCorrection</i> [ $\mu T$ ]	0				
<i>pExternRateCorrection</i> [ $\mu T$ ]	0				
<i>pExternalSync</i>	false				
<i>pFallBackInternal</i>	false				
<i>pKeySlotID</i>	1				
<i>pKeySlotUsedForStartup</i>	true				
<i>pKeySlotUsedForSync</i>	true				
<i>pLatestTx</i> [Minislot]	188		101		68
<i>pMacroInitialOffset[A]</i> [MT]	6		4		5
<i>pMacroInitialOffset[B]</i> [MT]	6		4		5
<i>pMicroInitialOffset[A]</i> [ $\mu T$ ]	23	46	6	3	22
<i>pMicroInitialOffset[B]</i> [ $\mu T$ ]	23	46	6	3	22
<i>pMicroPerCycle</i> [ $\mu T$ ]	200 000	400 000	200 000	100 000	100 000
<i>pOffsetCorrectionOut</i> [ $\mu T$ ]	153	226	154	117	118
<i>pOffsetCorrectionStart</i> [MT]	4 990		2 491		2 492
<i>pRateCorrectionOut</i> [ $\mu T$ ]	121	241	121	61	61
<i>pKeySlotOnlyEnabled</i>	false				
<i>pSecondKeySlotID</i>	0				
<i>pTwoKeySlotMode</i>	false				
<i>pWakeupChannel</i>	For single channel test execution: value of <i>pChannels</i> For dual channel test execution and unless otherwise specified: A				
<i>pWakeupPattern</i>	14				



Table 484 defines the protocol related Node parameters.

**Table 484 — Protocol related Node parameters**

Parameter	Basic Configuration				
	1a	1b	2a	2b	3
<i>pdMicrotick</i> [ $\mu$ s]	0,025	0,0125	0,025	0,05	0,05
<i>pNMVectorEarlyUpdate</i>	true				
<i>pPayloadLengthDynMax</i> [two-byte word]	127				
<i>pSamplesPerMicrotick</i>	2	1	1	2	1

Table 485 defines the Physical Layer relevant parameters.

**Table 485 — Physical Layer relevant parameters**

Parameter	Basic Configuration				
	1a	1b	2a	2b	3
<i>dFrameTSSLengthChangeM,N</i> [ns]	-850				
<i>dFrameTSSEMInfluenceM,N</i> [ns]	-50				
<i>dSymbolLengthChangeM,N</i> [ns]	675				
<i>dSymbolEMInfluenceM,N</i> [ns]	400				
<i>dStarDelay01k</i> [ns]	150				
<i>dStarDelay10k</i> [ns]	150				
<i>nStarPathM,N</i>	1				
<i>dBDRxia</i> [ns]	350				
<i>dBDRxai</i> [ns]	275				
<i>dBDTxActiveMax</i> [ $\mu$ s]	650				
<i>dBDTxDM</i> [ns]	50				
<i>dBDTxia</i> [ns]	25				
<i>dBDTxai</i> [ns]	75				
<i>dBDRx01</i> [ns]	0				
<i>dBDRx10</i> [ns]	75				
<i>dBDTx01</i> [ns]	0				
<i>dBDTx10</i> [ns]	75				
<i>T0</i> [ns / m]	10				
<i>line_length</i> [m]	24				

Table 486 defines the auxiliary parameters.

**Table 486 — Auxiliary parameters**

Parameter	Basic Configuration				
	1a	1b	2a	2b	3
<i>adPropagationDelayMax</i> [ $\mu$ s]	0,735		0,873		1,148
<i>aWUDOP</i>	false				

The values for parameters *line\_length* and *T0* have been introduced only as a calculation basis for depending parameters. A *line\_length* of 24 m is not a requirement for the test system. Nevertheless, not to invalidate the above parameter values and test results, a maximum propagation delay of 0,01  $\mu$ s shall not be exceeded.

All basic configurations are calculated with *adInternalRxDelay* = 4 [*samples*].

## 8.2 Standard modifications

### 8.2.1 Standard modification set 1

— **Description**

Modifies the number of static slots (*gNumberOfStaticSlots*).

— **Modifications**

Table 487 defines the modification to basic configurations for standard modification set 1.

**Table 487 — Modification to basic configurations for standard modification set 1**

Parameter	Modification to Basic Configurations				
	1a	1b	2a	2b	3
<i>gdActionPointOffset</i> [MT]	1				
<i>gdStaticSlot</i> [MT]	15				26
<i>gdSymbolWindow</i> [MT]	0				
<i>gMacroPerCycle</i> [MT]	15 500		8 000		
<i>gNumberOfMinislots</i>	0				
<i>gNumberOfStaticSlots</i>	1 023		530		305
<i>gPayloadLengthStatic</i> [two-byte word]	1				
<i>gdCycle</i> [μs]	15 500		16 000		
<i>gdNIT</i> [MT]	155		50		70
<i>pClusterDriftDamping</i> [μT]	0				
<i>pdListenTimeout</i> [μT]	1 240 746	2 481 490	1 280 770	640 386	
<i>pKeySlotID</i>	3				
<i>pLatestTx</i> [Minislot]	0				
<i>pMacroInitialOffset</i> [A,B] [MT]	3		2		3
<i>pMicroPerCycle</i> [μT]	620 000	1 240 000	640 000	320 000	
<i>pOffsetCorrectionOut</i> [μT]	45				
<i>pOffsetCorrectionStart</i> [MT]	15 490		7 995		
<i>pRateCorrectionOut</i> [μT]	373	745	385	193	

## 8.2.2 Standard modification set 2

### — Description

Modifies the number of minislots (*gNumberOfMinislots*).

### — Modifications

Table 488 defines the modification to basic configurations for standard modification set 2.

**Table 488 — Modification to basic configurations for standard modification set 2**

Parameter	Modification to Basic Configurations				
	1a	1b	2a	2b	3
<i>gdActionPointOffset</i> [MT]	1				
<i>gdDynamicSlotIdlePhase</i> [Minislot]	1				2
<i>gdMinislot</i> [MT]	2 <sup>a</sup>				
<i>gdMinislotActionPointOffset</i> [MT]	1				
<i>gdStaticSlot</i> [MT]	13				22
<i>gdSymbolWindow</i> [MT]	0				
<i>gMacroPerCycle</i> [MT]	10 050		8 000		
<i>gNumberOfMinislots</i>	5 000		3 985		3 976
<i>gNumberOfStaticSlots</i>	2				
<i>gPayloadLengthStatic</i> [two-byte word]	0				
<i>gdCycle</i> [μs]	10 050		16 000		
<i>gdNIT</i> [MT]	24		4		
<i>pClusterDriftDamping</i> [μT]	0				
<i>pdListenTimeout</i> [μT]	804 484	1 608 966	1 280 770	640 386	
<i>pLatestTx</i> [Minislot]	4 867	4 867	3 852	3 852	3 711
<i>pMacroInitialOffset</i> [A,B] [MT]	3		2		3
<i>pMicroPerCycle</i> [μT]	402 000	804 000	640 000	320 000	
<i>pOffsetCorrectionOut</i> [μT]	45				
<i>pOffsetCorrectionStart</i> [MT]	10 040		7 997		
<i>pRateCorrectionOut</i> [μT]	242	483	385	193	
<sup>a</sup> intentional protocol constraints violation.					

## 9 Static test cases

### 9.1 Electrical interface

#### — Test purpose

ISO 17458-2 describes the electrical interface of a FlexRay Communication Controller by a set of parameters and allowed ranges for each parameter. The purpose of the static test case for the electrical interface is to show that the electrical interface of the IUT is according to ISO 17458-4.

#### — Description

To be able to claim the static test cases as passed in the sense of this part of ISO 17458, one of the following two alternatives shall be fulfilled for the IUT:

##### — Alternative 1:

All gray areas of the form “*Technical data of the electrical interface of a FlexRay Communication Controller V3.0*” shall be filled in, the filled template shall be handed out, and the handed out template shall have the same binding level as the datasheet.

##### — Alternative 2:

All relevant parts of the form “*Technical data of the electrical interface of a FlexRay Communication Controller V3.0*” (i.e., Table A.2 footnote <sup>a)</sup>, and Statements 1 .. 3) shall be included in the datasheet, and all gray areas shall be filled in. Additional references or explanations in the Table A.2 are possible.

See Annex A for the template “*Technical data for the electrical interface of a FlexRay Communication Controller V3.0*”.

### 9.2 Protocol parameter

#### — Test purpose

ISO 17458-2 describes in its Annex B a device specific parameter. The purpose of the static test case for the protocol parameter is to show that the device specific value of this parameter is according to ISO 17458-2.

#### — Description

To be able to claim the static test cases as passed in the sense of this part of ISO 17458, one of the following two alternatives shall be fulfilled for the IUT:

##### — Alternative 1:

All gray areas of the template “*Technical data of the protocol parameter of a FlexRay Communication Controller V3.0*” shall be filled in, the filled template shall be handed out, and the handed out template shall have the same binding level as the datasheet.

##### — Alternative 2:

All relevant parts of the form “*Technical Data of the Protocol Parameter of a FlexRay Communication Controller V3.0*” (i.e., Table B.2 and Statement 4) shall be included in the datasheet and all gray areas shall be filled in. Additional content (e.g., in the Table B.2) is allowed.

See Annex B for the template “*Technical data for the protocol parameter of a FlexRay Communication Controller V3.0*”.

## Annex A (normative)

### Technical data for the electrical interface of a FlexRay Communication Controller V3.0

Annex A contains a template for the technical data for the electrical interface of a FlexRay Communication Controller V3.0. The template consists of Table A.1, Table A.2, and Statements 1 to 3. Table A.1 defines details for the identification of the FlexRay Communication Controller.

**Table A.1 — Identification of the FlexRay Communication Controller (electrical interface parameters)**

<b>Device Name:</b>	
<b>Company:</b>	
<b>Date:</b>	

Table A.2 defines the electrical interface parameters of the FlexRay Communication Controller according to ISO 17458-4. A minimum or maximum value of '-' means 'not applicable'.

**Table A.2 — Electrical interface parameters of ISO 17458-4**

Parameter Name	Device specific range		Range as defined in ISO 17458-4		Unit
	Minimum	Maximum	Minimum	Maximum	
<i>dCCTxEN01</i>			-	25	ns
<i>dCCTxEN10</i>			-	25	ns
<i>dCCTxD01</i>			-	25	ns
<i>dCCTxD10</i>			-	25	ns
<i>dCCRxD01</i>			-	10	ns
<i>dCCRxD10</i>			-	10	ns
<i>C_CCRxD</i>			-	10	pF
<i>uCCLogic_1</i>			35	70	%
<i>uCCLogic_0</i>			30	65	%
<i>dCCTxENRise25</i>			-	9	ns
<i>dCCTxENFall25</i>			-	9	ns
<i>dCCTxAsym</i>			-2,45	2,45	ns
<i>dCCTxDRise25 + dCCTxDFall25</i>			-	9	ns
<i>dCCTxDRise25</i>			-	9	ns
<i>dCCTxDFall25</i>			-	9	ns
TxD signal sum of rise and fall time at TP1_BD <sup>a</sup>			-	9	ns
<i>dCCRxAsymAccept15</i>			-31,5	44,0	ns
<i>dCCRxAsymAccept25</i>			-30,5	43,0	ns

<sup>a</sup> The maximum of this parameter is verified by simulation during the design process of the Communication Controller. This is performed according to ISO 17458-4 and the entire temperature range of the device has been taken into account.

**Statement 1** The ranges are fulfilled for the temperature range from [redacted] °C to [redacted] °C

**Statement 2** Device qualification was made according to AEC-Q 100 [17].

**Statement 3** The ranges fulfill the allowed ranges as defined in ISO 17458-4.

## Annex B (normative)

### Technical data for the protocol parameter of a FlexRay Communication Controller V3.0

Annex B contains a template for the technical data for the protocol parameter of a FlexRay Communication Controller V3.0. The template consists of Table B.1 , Table B.2, and Statement 4.

Table B.1 defines the technical data for the protocol parameter of a FlexRay Communication Controller.

**Table B.1 — Identification of the FlexRay Communication Controller (protocol parameter)**

<b>Device or IP Name:</b>	
<b>Company:</b>	
<b>Date:</b>	

Table B.2 defines the protocol related parameter of the FlexRay Communication Controller according to ISO 17458-2.

**Table B.2 — Protocol parameter**

Parameter Name	Bit rate	Value	Unit
<i>adInternalRxDelay</i>	10 Mbit/s		samples
	5 Mbit/s		samples
	2,5 Mbit/s		samples

**Statement 4** The value fulfills the allowed range as defined in ISO 17458-2.



## Bibliography

- [1] ISO/IEC 7498-1, *Information processing systems — Open Systems Interconnection — Basic Reference Model: The Basic Model*
- [2] ISO 7498-2, *Information processing systems — Open Systems Interconnection — Basic Reference Model — Part 2: Security Architecture*
- [3] ISO/IEC 7498-3, *Information technology — Open Systems Interconnection — Basic Reference Model: Naming and addressing*
- [4] ISO/IEC 7498-4, *Information processing systems — Open Systems Interconnection — Basic Reference Model — Part 4: Management framework*
- [5] ISO/IEC 9646-1:1994, *Information technology — Open Systems Interconnection — Conformance testing methodology and framework — Part 1: General concepts*
- [6] ISO/IEC 9646-2:1994, *Information technology — Open Systems Interconnection — Conformance testing methodology and framework — Part 2: Abstract Test Suite specification*
- [7] ISO/IEC 9646-3:1998, *Information technology — Open Systems Interconnection — Conformance testing methodology and framework — Part 3: The Tree and Tabular Combined Notation (TTCN)*
- [8] ISO/IEC 9646-6:1994, *Information technology — Open Systems Interconnection — Conformance testing methodology and framework — Part 6: Protocol profile test specification*
- [9] ISO/IEC 9646-5:1994, *Information technology — Open Systems Interconnection — Conformance testing methodology and framework — Part 5: Requirements on test laboratories and clients for the conformance assessment process*
- [10] ISO/IEC 9646-7:1995, *Information technology — Open Systems Interconnection — Conformance testing methodology and framework — Part 7: Implementation Conformance Statements*
- [11] ISO/IEC 9646-7:1995/Cor.1:1997, *Information technology — Open Systems Interconnection — Conformance testing methodology and framework — Part 7: Implementation Conformance Statements — Technical Corrigendum 1*
- [12] ISO 10681 (all parts), *Road vehicles — Communication on FlexRay*
- [13] ISO/IEC 10731, *Information technology — Open Systems Interconnection — Basic Reference Model — Conventions for the definition of OSI services*
- [14] ISO 14229-1:2012, *Road vehicles — Unified diagnostic services (UDS) — Part 1: Specification and requirements*
- [15] ISO 14229-2:2012, *Road vehicles — Unified diagnostic services (UDS) — Part 2: Session layer services*
- [16] ISO 14229-4:2012, *Road vehicles — Unified diagnostic services (UDS) — Part 4: Unified diagnostic services on FlexRay implementation (UDSonFR)*
- [17] AEC-Q 100, *Stress Qualification For Integrated Circuits*, available at: <http://www.aecouncil.com/AECDocuments.html>
- [18] ISO 17458-5, *Road vehicles — FlexRay communications system — Part 5: Electrical physical layer conformance test specification*





# British Standards Institution (BSI)

BSI is the national body responsible for preparing British Standards and other standards-related publications, information and services.

BSI is incorporated by Royal Charter. British Standards and other standardization products are published by BSI Standards Limited.

## About us

We bring together business, industry, government, consumers, innovators and others to shape their combined experience and expertise into standards-based solutions.

The knowledge embodied in our standards has been carefully assembled in a dependable format and refined through our open consultation process. Organizations of all sizes and across all sectors choose standards to help them achieve their goals.

## Information on standards

We can provide you with the knowledge that your organization needs to succeed. Find out more about British Standards by visiting our website at [bsigroup.com/standards](http://bsigroup.com/standards) or contacting our Customer Services team or Knowledge Centre.

## Buying standards

You can buy and download PDF versions of BSI publications, including British and adopted European and international standards, through our website at [bsigroup.com/shop](http://bsigroup.com/shop), where hard copies can also be purchased.

If you need international and foreign standards from other Standards Development Organizations, hard copies can be ordered from our Customer Services team.

## Subscriptions

Our range of subscription services are designed to make using standards easier for you. For further information on our subscription products go to [bsigroup.com/subscriptions](http://bsigroup.com/subscriptions).

With **British Standards Online (BSOL)** you'll have instant access to over 55,000 British and adopted European and international standards from your desktop. It's available 24/7 and is refreshed daily so you'll always be up to date.

You can keep in touch with standards developments and receive substantial discounts on the purchase price of standards, both in single copy and subscription format, by becoming a **BSI Subscribing Member**.

**PLUS** is an updating service exclusive to BSI Subscribing Members. You will automatically receive the latest hard copy of your standards when they're revised or replaced.

To find out more about becoming a BSI Subscribing Member and the benefits of membership, please visit [bsigroup.com/shop](http://bsigroup.com/shop).

With a **Multi-User Network Licence (MUNL)** you are able to host standards publications on your intranet. Licences can cover as few or as many users as you wish. With updates supplied as soon as they're available, you can be sure your documentation is current. For further information, email [bsmusales@bsigroup.com](mailto:bsmusales@bsigroup.com).

## BSI Group Headquarters

389 Chiswick High Road London W4 4AL UK

## Revisions

Our British Standards and other publications are updated by amendment or revision.

We continually improve the quality of our products and services to benefit your business. If you find an inaccuracy or ambiguity within a British Standard or other BSI publication please inform the Knowledge Centre.

## Copyright

All the data, software and documentation set out in all British Standards and other BSI publications are the property of and copyrighted by BSI, or some person or entity that owns copyright in the information used (such as the international standardization bodies) and has formally licensed such information to BSI for commercial publication and use. Except as permitted under the Copyright, Designs and Patents Act 1988 no extract may be reproduced, stored in a retrieval system or transmitted in any form or by any means – electronic, photocopying, recording or otherwise – without prior written permission from BSI. Details and advice can be obtained from the Copyright & Licensing Department.

## Useful Contacts:

### Customer Services

**Tel:** +44 845 086 9001

**Email (orders):** [orders@bsigroup.com](mailto:orders@bsigroup.com)

**Email (enquiries):** [cservices@bsigroup.com](mailto:cservices@bsigroup.com)

### Subscriptions

**Tel:** +44 845 086 9001

**Email:** [subscriptions@bsigroup.com](mailto:subscriptions@bsigroup.com)

### Knowledge Centre

**Tel:** +44 20 8996 7004

**Email:** [knowledgecentre@bsigroup.com](mailto:knowledgecentre@bsigroup.com)

### Copyright & Licensing

**Tel:** +44 20 8996 7070

**Email:** [copyright@bsigroup.com](mailto:copyright@bsigroup.com)



...making excellence a habit.™