

BS EN 61883-1:2009



BSI Standards Publication

# Consumer audio/ video equipment — Digital interface

Part 1: General

**bsi.**

...making excellence a habit.™

**National foreword**

This British Standard is the UK implementation of EN 61883-1:2009. It is identical to IEC 61883-1:2008. It supersedes BS EN 61883-1:2003, which is withdrawn.

The UK participation in its preparation was entrusted to Technical Committee EPL/100, Audio, video and multimedia systems and equipment.

A list of organizations represented on this committee can be obtained on request to its secretary.

This publication does not purport to include all the necessary provisions of a contract. Users are responsible for its correct application.

© BSI 2011

ISBN 978 0 580 76164 5

ICS 33.160.01; 35.200

**Compliance with a British Standard cannot confer immunity from legal obligations.**

This British Standard was published under the authority of the Standards Policy and Strategy Committee on 31 July 2011.

**Amendments issued since publication**

<b>Amd. No.</b>	<b>Date</b>	<b>Text affected</b>
-----------------	-------------	----------------------

---

English version

**Consumer audio/video equipment -  
Digital interface -  
Part 1: General  
(IEC 61883-1:2008)**

Matériel audio/vidéo grand public -  
Interface numérique -  
Partie 1: Généralités  
(CEI 61883-1:2008)

Audio/Video-Geräte der  
Unterhaltungselektronik -  
Digitale Schnittstelle -  
Teil 1: Allgemeines  
(IEC 61883-1:2008)

This European Standard was approved by CENELEC on 2009-07-01. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland and the United Kingdom.

**CENELEC**

European Committee for Electrotechnical Standardization  
Comité Européen de Normalisation Electrotechnique  
Europäisches Komitee für Elektrotechnische Normung

**Central Secretariat: Avenue Marnix 17, B - 1000 Brussels**

## Foreword

The text of document 100/1236/CDV, future edition 3 of IEC 61883-1, prepared by technical area 4, Digital system interfaces and protocols, of IEC TC 100, Audio, video and multimedia systems and equipment, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 61883-1 on 2009-07-01.

This European Standard supersedes EN 61883-1:2003.

The significant technical changes with respect to EN 61883-1:2003 are as follows:

- allocation of a new FMT code for the 1394 Trade Association specification '601 over 1394';
- clarification of the meaning of FMT code;
- harmonization of EN 61883-1 with IEEE 1394.1 for speeds over S400.

The following dates were fixed:

- latest date by which the EN has to be implemented  
at national level by publication of an identical  
national standard or by endorsement (dop) 2010-04-01
- latest date by which the national standards conflicting  
with the EN have to be withdrawn (dow) 2012-07-01

Annex ZA has been added by CENELEC.

---

## Endorsement notice

The text of the International Standard IEC 61883-1:2008 was approved by CENELEC as a European Standard without any modification.

---

**Annex ZA**  
(normative)

**Normative references to international publications  
with their corresponding European publications**

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

NOTE When an international publication has been modified by common modifications, indicated by (mod), the relevant EN/HD applies.

<u>Publication</u>	<u>Year</u>	<u>Title</u>	<u>EN/HD</u>	<u>Year</u>
IEEE 212	2001	Standard for a Control and Status Registers (CSR) - Architecture for microcomputer buses	-	-
IEEE 1394	1995	Standard for a High Performance Serial Bus	-	-
IEEE 1394a	2000	Standard for a High Performance Serial Bus - Amendment 1	-	-

## CONTENTS

1	Scope and object .....	7
2	Normative references .....	7
3	Abbreviations .....	7
4	High-performance serial bus layers .....	8
4.1	Cable physical layer .....	8
4.2	Link layer .....	8
4.3	Transaction layer .....	8
5	Minimum node capabilities .....	8
5.1	Serial bus management .....	8
5.2	Command and status registers .....	8
5.2.1	CSR core registers .....	8
5.2.2	Serial bus node registers .....	9
5.2.3	Configuration ROM requirements .....	9
6	Real time data transmission protocol .....	12
6.1	Common isochronous packet (CIP) format .....	12
6.1.1	Isochronous packet structure .....	12
6.1.2	Packet header structure .....	12
6.1.3	CIP header structure .....	13
6.2	Transmission of fixed length source packet .....	13
6.2.1	Two-quadlet CIP header (form_0=0, form_1=0) .....	14
6.2.2	Isochronous packet transmission .....	17
7	Isochronous data flow management .....	17
7.1	General .....	17
7.2	Plugs and plug control registers .....	18
7.3	Connections .....	19
7.4	Plug states .....	20
7.5	OUTPUT_MASTER_PLUG register definition .....	22
7.6	INPUT_MASTER_PLUG register definition .....	23
7.7	OUTPUT_PLUG_CONTROL register definition .....	23
7.8	INPUT_PLUG_CONTROL register definition .....	25
7.9	Plug control register modification rules .....	26
7.10	Bus reset .....	27
7.11	Plug control register access rules .....	27
8	Connection management procedures (CMP) .....	28
8.1	Introduction .....	28
8.2	Managing point-to-point connections .....	29
8.2.1	Procedure for establishing a point-to-point connection .....	29
8.2.2	Procedure for overlaying a point-to-point connection .....	30
8.2.3	Procedure for breaking a point-to-point connection .....	31
8.3	Managing broadcast-out connections .....	32
8.3.1	Procedure for establishing a broadcast-out connection .....	32
8.3.2	Procedure for overlaying a broadcast-out connection .....	33
8.3.3	Procedure for breaking a broadcast-out connection .....	33
8.4	Managing broadcast-in connections .....	34

8.4.1	Procedure for establishing a broadcast-in connection . . . . .	34
8.4.2	Procedure for overlaying a broadcast-in connection . . . . .	35
8.4.3	Procedure for breaking a broadcast-in connection . . . . .	35
8.5	Managing connections after a bus reset . . . . .	36
8.5.1	Procedure for restoring a point-to-point connection after a bus reset . . . . .	36
8.5.2	Procedure for restoring a broadcast-out connection after a bus reset . . . . .	37
8.5.3	Procedure for restoring a broadcast-in connection after a bus reset . . . . .	38
9	Function control protocol (FCP) . . . . .	38
9.1	Introduction . . . . .	38
9.2	Asynchronous packet structure. . . . .	39
9.3	FCP frame structure . . . . .	40
9.3.1	Vendor unique command/transaction set . . . . .	41
9.3.2	Extended command/transaction set . . . . .	42
	Figure 1 – Configuration ROM . . . . .	10
	Figure 2 – Isochronous packet . . . . .	12
	Figure 3 – CIP header . . . . .	13
	Figure 4 – Model of transmission of source packets . . . . .	14
	Figure 5 – Two quadlets CIP header (Form_0, Form_1=0) . . . . .	14
	Figure 6 – Source packet header format . . . . .	15
	Figure 7 – Plug and PR usage . . . . .	19
	Figure 8 – Connections . . . . .	20
	Figure 9 – Plug state diagram . . . . .	21
	Figure 10 – oMPR format . . . . .	22
	Figure 11 – iMPR format . . . . .	23
	Figure 12 – oPCR format . . . . .	24
	Figure 13 – iPCR format . . . . .	26
	Figure 14 – PCR address map . . . . .	27
	Figure 15 – Point-to-point and broadcast connection counter modifications . . . . .	29
	Figure 16 – Establishing a point-to-point connection . . . . .	30
	Figure 17 – Overlaying a point-to-point connection . . . . .	31
	Figure 18 – Breaking a point-to-point connection . . . . .	32
	Figure 19 – Establishing a broadcast-out connection . . . . .	33
	Figure 20 – Overlaying a broadcast-out connection. . . . .	33
	Figure 21 – Breaking a broadcast-out connection . . . . .	34
	Figure 22 – Establishing a broadcast-in connection . . . . .	35
	Figure 23 – Overlaying a broadcast-in connection. . . . .	35
	Figure 24 – Breaking a broadcast-in connection. . . . .	36
	Figure 25 – Time chart of connection management and PCR activities . . . . .	36
	Figure 26 – Restoring a point-to-point connection . . . . .	37
	Figure 27 – Restoring a broadcast-out connection . . . . .	38
	Figure 28 – Restoring a broadcast-in connection . . . . .	38
	Figure 29 – Command register and response register . . . . .	39
	Figure 30 – Write request for data block packet of IEEE 1394 . . . . .	40
	Figure 31 – Write request for data quadlet packet of IEEE 1394 . . . . .	40

Figure 32 – FCP frame structure .....	41
Figure 33 – Vendor unique frame format .....	42
Table 1 – Unit_SW_Version code assignment .....	11
Table 2 – Code allocation of FN .....	15
Table 3 – Time stamp field of source packet header .....	16
Table 4 – Placing of data block sequence .....	16
Table 5 – Code allocation of FMT .....	16
Table 6 – Time stamp of SYT field .....	17
Table 7 – oMPR/iMPR/oPCR speed encoding <i>spd</i> and extended speed encoding <i>xspd</i> .....	22
Table 8 – oPCR overhead ID encoding .....	25
Table 9 – CTS: Command/transaction set encoding .....	41



# CONSUMER AUDIO/VIDEO EQUIPMENT – DIGITAL INTERFACE –

## Part 1: General

### 1 Scope and object

This part of IEC 61883 specifies a digital interface for consumer electronic audio/video equipment using IEEE 1394. It describes the general packet format, data flow management and connection management for audio-visual data, and also the general transmission rules for control commands.

The object of this standard is to define a transmission protocol for audio-visual data and control commands which provides for the interconnection of digital audio and video equipment, using IEEE 1394.

### 2 Normative references

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEEE 212:2001, *Standard for a Control and Status Registers (CSR) – Architecture for microcomputer buses*

IEEE 1394:1995, *Standard for a High Performance Serial Bus*

IEEE 1394a:2000, *Standard for a High Performance Serial Bus – Amendment 1*

NOTE Throughout this document, the term “IEEE 1394” indicates a reference to the standard that is the result of the editorial combination of IEEE 1394:1995 and IEEE 1394a:2000. Devices conforming solely to IEEE 1394:1995 may conform to IEC 61883. Devices conforming to IEC 61883 should conform to IEEE 1394a:2000.

### 3 Abbreviations

For the purpose of this document, the following abbreviations apply.

AV/C	Audio Video Control
CHF	CIP Header Field
CIP	Common Isochronous Packet
CMP	Connection Management Procedures
CSR	Command and Status Register
CTS	Command/Transaction Set
CRC	Cyclic Redundancy Check Code
DVCR	Digital Video Cassette Recorder
EOH	End of CIP Header
FCP	Function Control Protocol
iPCR	Input Plug Control Register
iMPR	Input Master Plug Register
MPEG	Motion Picture Experts Group
oPCR	Output Plug Control Register

<i>oMPR</i>	Output Master Plug Register
<i>ROM</i>	Read Only Memory
<i>spd</i>	Speed Encoding
<i>xspd</i>	Extended Speed Encoding

For clarity, field names are shown in italics in this standard.

## 4 High-performance serial bus layers

### 4.1 Cable physical layer

All cable physical layer implementations conforming to this standard shall meet the performance criteria specified by IEEE 1394. Either the cable and connector defined in IEEE 1394:1995, or the cables and connector defined in IEEE 1394a:2000, shall be used.

When necessary for an AV device to generate a bus reset, it shall follow the requirements of IEEE 1394a:2000, 8.2.1. An AV device that initiates a bus reset should generate an arbitrated (short) bus reset, as specified by IEEE 1394a:2000, in preference to the long bus reset defined by IEEE 1394:1995.

### 4.2 Link layer

All link layer implementations conforming to this standard shall meet the specifications of IEEE 1394.

### 4.3 Transaction layer

All transaction layer implementations conforming to this standard shall meet the specifications of IEEE 1394.

## 5 Minimum node capabilities

A node shall conform to the following requirements.

- A node shall be cycle master capable. This is because every node has the possibility to be assigned as a root.
- A node shall be isochronous resource manager capable, as specified by IEEE 1394:1995, and shall implement the additional isochronous resource manager facilities and responsibilities specified by IEEE 1394a:2000 in 8.3.1.5, 8.3.2.3.8, 8.3.2.3.11, 8.4.2.3 and 8.4.2.6A.
- A node which transmits or receives isochronous packets shall have plug control registers (see 7.2).

### 5.1 Serial bus management

Bus manager capability is optional for AV devices, but, if implemented by devices conforming to this standard, shall conform to IEEE 1394.

### 5.2 Command and status registers

#### 5.2.1 CSR core registers

This standard conforms to the CSR architecture. Details of its registers are specified by IEEE 1394.

The *STATE\_CLEAR.cmstr* bit shall be implemented as specified by IEEE 1394a:2000, 8.3.2.2.1.

NOTE The *cmstr* bit is set automatically (see IEEE 1394a:2000, 8.3.2.2.1) by system software or hardware when a node becomes the new root after the bus reset process is completed. In this manner, it is possible to ensure the fast resumption and continuity of data transmission where the time scale is critical at the level of microseconds. The rapid activation of a new cycle master decreases the likelihood of a gap in the transmission of cycle start packets; uninterrupted transmission of cycle start packets at nominal 125 µs intervals is critical to the delivery of isochronous data within its latency requirements.

### 5.2.2 Serial bus node registers

Implementation requirements for bus-dependent registers in this standard conform to IEEE 1394. A node shall have the following registers:

- CYCLE\_TIME register
- BUS\_TIME register
- BUS\_MANAGER\_ID register
- BANDWIDTH\_AVAILABLE register
- CHANNELS\_AVAILABLE register

A node should have the following register specified by IEEE 1394a:2000:

- BROADCAST\_CHANNEL register

### 5.2.3 Configuration ROM requirements

A node shall implement the general ROM format as defined in IEEE 1212:2001 and IEEE 1394. Additional information required for implementations of this standard shall be included in one of the unit directories. Figure 1 shows an example of the configuration ROM implementation for this standard.

Offset (Base address FFFF F000 0000<sub>16</sub>)

**Bus\_info\_block**

04 00 <sub>16</sub>	04 <sub>16</sub>	crc_length	rom_crc_value
04 04 <sub>16</sub>	" 1 3 9 4		
04 08 <sub>16</sub>	lrmc cmc isc bmc	Reserved	cyc_clk_acc max_rec Reserved
04 0C <sub>16</sub>	node_vendor_id		chip_id_hi
04 10 <sub>16</sub>	chip_id_lo		

**Root\_directory**

04 14 <sub>16</sub>	root_length	CRC
04 18 <sub>16</sub>	03 <sub>16</sub>	module_vendor_id
04 1C <sub>16</sub>	0C <sub>16</sub>	node_capabilities
04 20 <sub>16</sub>	8D <sub>16</sub>	node_unique_id offset
04 24 <sub>16</sub>	D1 <sub>16</sub>	unit_directory offset
04 28 <sub>16</sub>	Optional	
:		

**Unit\_directory**

	unit_directory_length	CRC
	12 <sub>16</sub>	unit_spec_id
	13 <sub>16</sub>	unit_sw_version
:	Optional	

**Node\_unique\_id leaf**

00 02 <sub>16</sub>	CRC
node_vendor_id	chip_id_hi
chip_id_lo	

IEC 3059/02

Figure 1 – Configuration ROM



## 6 Real time data transmission protocol

### 6.1 Common isochronous packet (CIP) format

#### 6.1.1 Isochronous packet structure

The structure of the isochronous packet utilized by this standard is illustrated in Figure 2. The packet header and header CRC are the first two quadlets of an IEEE 1394 isochronous packet. The CIP header is placed at the beginning of the data field of an IEEE 1394 isochronous packet, immediately followed by zero or more data blocks.




Figure 2 – Isochronous packet

#### 6.1.2 Packet header structure

The packet header consists of the following items as specified in IEEE 1394.

Data\_length: specifies the length of the data field of the isochronous packet in bytes, which is determined as follows:

$$\text{CIP header size} + \text{signal data size}$$

Tag: provides a high level label for the format of data carried by the isochronous packet

00<sub>2</sub> = No CIP header included

01<sub>2</sub> = CIP header included as specified in 6.1.3

10<sub>2</sub> = Reserved

11<sub>2</sub> = Reserved


Channel: specifies the isochronous channel number for the packet

Tcode: specifies the packet format and the type of transaction that shall be performed (fixed at 1010<sub>2</sub>)

Sy: application-specific control field

### 6.1.3 CIP header structure

The CIP header is placed at the beginning of the data field of an IEEE 1394 isochronous packet. It contains information on the type of the real time data contained in the data field following it. The structure of the CIP header is shown in Figure 3.



IEC 3061/02

Figure 3 – CIP header

The definitions of the fields are given as follows:

EOH\_n (End of CIP header): means the last quadlet of a CIP header

0 = Another quadlet will follow

1 = The last quadlet of a CIP header

Form\_n: in combination with EOH, shows the additional structure of CHF\_n


CHF\_n (CIP header field): CIP header field of n<sup>th</sup> quadlet. The additional structure of CHF\_n depends on EOH\_0, form\_0, EOH\_1, form\_1, ... EOH\_n, and form\_n

## 6.2 Transmission of fixed-length source packet

This protocol transfers a stream of source packets from an application on a device to an application on other device(s). A source packet is assumed to have a fixed length, which is defined for each type of data. The data rate can be variable.

A source packet may be split into 1, 2, 4 or 8 data blocks, and zero or more data blocks are contained in an IEEE 1394 isochronous packet. A receiver of the packet shall collect the data blocks in the isochronous packet and combine them to reconstruct the source packet to send to the application.

A model conforming to these requirements is shown in Figure 4.




IEC 3062/02

Figure 4 – Model of transmission of source packets


6.2.1 Two-quadlet CIP header (form\_0=0, form\_1=0)

This standard defines the two-quadlet CIP header for a fixed length source packet. There are two types for the structure of the two-quadlet CIP header as shown in Figure 5. One is the CIP header with SYT field (Figure 5a), and the other is the CIP header without SYT field (Figure 5b). If a device transmits real time data (identified by FMT) and requires time stamp in the CIP header, it shall use the SYT format.



IEC 3063/02

Figure 5a – CIP header with SYT field



IEC 3064/02

Figure 5b – CIP header without SYT field

Figure 5 – Two quadlets CIP header (Form\_0, Form\_1=0)

The definitions of the fields are given as follows.

- SID: Source node ID (node ID of transmitter)
- DBS: Data block size in quadlets



DBS field is 8 bits because 256 quadlets is the maximum payload size for S100 mode. When 8 bits are all 0, it means 256 quadlets; and 00000001<sub>2</sub> to 11111111<sub>2</sub> means 1 quadlet to 255 quadlets accordingly.

00000000<sub>2</sub> = 256 quadlets  
 00000001<sub>2</sub> = 1 quadlet  
 00000010<sub>2</sub> = 2 quadlets  
 .....  
 11111111<sub>2</sub> = 255 quadlets

Several data blocks may be put into a bus packet, which is a packet to be transmitted on the bus, if a higher bandwidth is required for S200 and S400 speed.

NOTE S100, S200 and S400 are transmission speeds as defined in IEEE 1394.

- FN: Fraction number

The number of data blocks into which a source packet is divided. The allowable numbers and allocated FN codes are listed in Table 2.

**Table 2 – Code allocation of FN**

FN	Description
00 <sub>2</sub>	Not divided
01 <sub>2</sub>	Divided into two data blocks
10 <sub>2</sub>	Divided into four data blocks
11 <sub>2</sub>	Divided into eight data blocks

- QPC: Quadlet padding count (0 quadlet to 7 quadlets)


The number of dummy quadlets padded at the end of every source packet to enable division into equally sized data blocks. The value of all bits in padding quadlets is always zero.

The number of padding quadlets shall be less than the number of data blocks into which every source packet is divided, as encoded by FN.

The number of padding quadlets shall be less than the size of a single data block, as encoded by DBS. Consequently, a data block shall never consist entirely of padding quadlets.

- SPH: Source packet header

The value one indicates that the source packet has a source packet header. The format of the source packet header is shown in Figure 6. Code allocation of the time stamp field is shown in Table 3. When a time stamp is indicated, the time stamp field shall be encoded as the lower 25 bits of the IEEE 1394 CYCLE\_TIME register. Other bits are reserved for future extension and shall be zeros.



IEC 3065/02

**Figure 6 – Source packet header format**

**Table 3 – Time stamp field of source packet header**

Time stamp field		Description
Higher 13 bits	Lower 12 bits	
0 0000 0000 0000 <sub>2</sub> to 0 1111 0011 1111 <sub>2</sub>	and to 0000 0000 0000 <sub>2</sub> to 1011 1111 1111 <sub>2</sub>	Time stamp
1 1111 1111 1111 <sub>2</sub>	and 1111 1111 1111 <sub>2</sub>	No information
Other values		Reserved

- Rsv: Reserved for future extension and shall be zeros
- DBC: Continuity counter of data blocks for detecting a loss of data blocks

The value refers to the first data block following the CIP header in the bus packet. The lower FN bits contain the sequence number of the data block within its source packet. The remaining 8-FN bits form the sequence number of the source packet. The first data block of any source packet always has a sequence number with value zero. If FN is zero, then all 8 bits of DBC are used to represent a source packet sequence number. See also Table 4.

**Table 4 – Placing of data block sequence**

FN	Bits of DBC showing the place of data block sequence
00 <sub>2</sub>	(Not divided)
01 <sub>2</sub>	Shown in the lowest 1 bit
10 <sub>2</sub>	Shown in the lowest 2 bits
11 <sub>2</sub>	Shown in the lowest 3 bits

**Table 5 – Code allocation of FMT**

FMT	Description
00 0000 <sub>2</sub>	DVCR
00 0001 <sub>2</sub>	601 over 1394
00 0010 <sub>2</sub> to 00 1111 <sub>2</sub>	Reserved
01 0000 <sub>2</sub>	Audio and music
01 0001 <sub>2</sub> to 01 1101 <sub>2</sub>	Reserved
01 1110 <sub>2</sub>	Free (vendor unique)
01 1111 <sub>2</sub>	Reserved
10 0000 <sub>2</sub>	MPEG2-TS
10 0001 <sub>2</sub>	ITU-R B0.1294 System B
10 0010 <sub>2</sub> to 10 1101 <sub>2</sub>	Reserved
11 1110 <sub>2</sub>	Free (vendor unique)
11 1111 <sub>2</sub>	No data

- FMT: Format ID.

The code allocation is illustrated in Table 5.

If FMT is 111111<sub>2</sub> (no data), the fields for DBS, FN, QPC, SPH and DBC are ignored and no data blocks shall be transmitted. For other values of FMT, data is present and the most significant bit of the FMT field indicates whether or not a time stamp in SYT format is present. When the most significant bit of FMT is zero, the FMT-dependent field contains a time stamp in the format specified by SYT. Otherwise, the FMT-dependent field shall not contain an absolute time stamp. See also Figure 5 and Table 5.

NOTE The distinction between absolute time stamps, for example, those in the SYT format, and relative time stamps is crucial to the operation of Serial Bus bridges. Absolute time stamps require readjustment by each bridge whereas relative time stamps do not. Consult IEEE 1394.1:2004 for details.

- FDF: Format dependent field

This field is defined for each FMT.

- SYT: The code allocation of the SYT field is shown in Table 6. When a time stamp is indicated by the most significant bit of the FMT field, the SYT field shall be encoded as the lower 16 bits of the IEEE 1394 CYCLE\_TIME register.

**Table 6 – Time stamp of SYT field**

SYT		Description
Higher 4 bits	Lower 12 bits	
0000 <sub>2</sub> to 1111 <sub>2</sub>	and 0000 0000 0000 <sub>2</sub> to 1011 1111 1111 <sub>2</sub>	Time stamp
1111 <sub>2</sub>	and 1111 1111 1111 <sub>2</sub>	No information
Other values		Reserved

## 6.2.2 Isochronous packet transmission

Active transmitters shall send an isochronous packet in every cycle. If no data block is available, an empty packet shall be sent. An empty packet shall always contain a two-quadlet CIP header. The DBC field of an empty packet shall show the count for the first data block contained in the first non-empty IEEE 1394 isochronous packet for the same transmission stream following this empty packet. The other fields shall match the fields of the CIP header of non-empty packets on the same transmission stream.

## 7 Isochronous data flow management

### 7.1 General

To start and stop isochronous data flows on the bus and to control their attributes, the concept of plugs and plug control registers is used. Plug control registers are special purpose CSR registers.

NOTE Plugs do not physically exist on an AV device. Only the concept of a plug is used to establish an analogy with existing AV devices where each flow of information is routed via a physical plug.

This clause describes the contents of the plug control registers and how they may be modified. The set of procedures that use the plug control registers to control an isochronous data flow are called connection management procedures (CMP). The CMP that shall be used by AV devices are described in Clause 8.

## 7.2 Plugs and plug control registers

An isochronous data flow flows from one transmitting AV device to zero or more receiving AV devices by sending isochronous packets on one isochronous channel of the IEEE 1394 bus. An isochronous channel shall carry not more than one isochronous data flow and each isochronous data flow shall be carried on one isochronous channel.


Each isochronous data flow is transmitted to an isochronous channel through one output plug on the transmitting AV device and it is received from that isochronous channel through one input plug on each of the receiving AV devices. Each input and output plug shall not carry more than one isochronous data flow.

The transmission of an isochronous data flow through an output plug is controlled by one output plug control register (oPCR) and one output master plug register (oMPR) located on the transmitting AV device. On each AV device there is only one OUTPUT\_MASTER\_PLUG register for all output plugs. The OUTPUT\_MASTER\_PLUG register controls all attributes that are common to all isochronous data flows transmitted by the corresponding AV device. The OUTPUT\_PLUG\_CONTROL register controls all attributes of the corresponding isochronous data flow that are independent from attributes of other isochronous data flows transmitted by that AV device.

The reception of an isochronous data flow through an input plug is controlled by one input plug control register (iPCR) and one input master plug register (iMPR) located on the receiving AV device. On each AV device there is only one INPUT\_MASTER\_PLUG register for all input plugs. The INPUT\_MASTER\_PLUG register controls all attributes that are common to all isochronous data flows received by the corresponding AV device. The INPUT\_PLUG\_CONTROL register controls all attributes of the corresponding isochronous data flow that are independent from attributes of other isochronous data flows received by that AV device.

An isochronous data flow can be controlled by any device connected to the IEEE 1394 bus by modifying the corresponding plug control registers. Plug control registers can be modified by means of asynchronous transactions on the IEEE 1394 bus or by internal modifications if the plug control registers are located on the controlling device.

The use of plugs and plug control registers is illustrated in Figure 7.



**Figure 7 – Plug and PR usage**

Let  $\#iPCR$  and  $\#oPCR$  denote the number of isochronous data flows that can be simultaneously received and transmitted respectively by an AV device (such as a multiple viewing device or a multiple tuner device). Both  $\#iPCR$  and  $\#oPCR$  shall be constants in the range [0 to 31] that are AV device-dependent.

Each AV device shall implement  $\#oPCR$  output plugs, each controlled by one separate OUTPUT\_PLUG\_CONTROL register, and  $\#iPCR$  input plugs, each controlled by one separate INPUT\_PLUG\_CONTROL register. For AV devices implementing INPUT\_PLUG\_CONTROL registers, a single INPUT\_PLUG\_CONTROL register within that AV device shall be denoted as INPUT\_PLUG\_CONTROL[ $i$ ], where  $i$  is in the range [0 to  $\#iPCR-1$ ]. The INPUT\_MASTER\_PLUG register is optional when  $\#iPCR = 0$  and required otherwise. For AV devices implementing OUTPUT\_PLUG\_CONTROL registers, a single OUTPUT\_PLUG\_CONTROL register within that AV device shall be denoted as OUTPUT\_PLUG\_CONTROL[ $i$ ], where  $i$  is in the range [0 to  $\#oPCR-1$ ]. The OUTPUT\_MASTER\_PLUG register is optional if  $\#oPCR = 0$  and required otherwise.


The mapping between an INPUT\_PLUG\_CONTROL register and an isochronous data flow in a receiving AV device, and the mapping between an OUTPUT\_PLUG\_CONTROL register and an isochronous data flow in a transmitting AV device, are AV device-dependent.

### 7.3 Connections

To transport isochronous data between two AV devices on the IEEE 1394 bus, it is necessary for an application to connect an output plug on the transmitting AV device to an input plug on the receiving AV device using one isochronous channel. The relationship between one input plug, one output plug and one isochronous channel is called a point-to-point connection. A point-to-point connection can only be broken by the same application that established it.

It is also possible that an application just starts the transmission or the reception of an isochronous data flow on its own AV device by connecting one of its output or input plugs respectively to an isochronous channel. The relationship between one output plug and one

isochronous channel is called a broadcast-out connection. The relationship between one input plug and one isochronous channel is called a broadcast-in connection. Broadcast-out and broadcast-in connections are collectively called broadcast connections. A broadcast connection can be established only by the AV device on which the plug is located but it can be broken by any device. The concept of connections is illustrated in Figure 8.




IEC 3067/02

**Figure 8 – Connections**

Only one broadcast-out connection can exist in an output plug and only one broadcast-in connection can exist in an input plug. One broadcast connection and multiple point-to-point connections can exist simultaneously in one plug. This can be achieved by overlaying a connection over existing connections in the same input or output plug. It should be noted that all connections that exist in one plug use the same isochronous channel and transport the same isochronous data flow. Multiple independent applications can create point-to-point connections between the same input and output plug.

#### 7.4 Plug states

A plug can be in four states as described in Figure 9: idle, ready, active and suspended.



**Key**

- a triggered internally; no action
- b triggered internally; no action
- c triggered by establishing the first connection; start isochronous data flow transmission/reception
- d triggered by breaking the last connection; stop isochronous data flow transmission/reception
- e triggered internally; suspend isochronous data flow transmission/reception
- f triggered internally; resume isochronous data flow transmission/reception
- g triggered by establishing the first connection; no action
- h triggered by breaking the last connection; no action
- i triggered by bus reset; for actions see 7.10

**Figure 9 – Plug state diagram**

A plug is either on-line or off-line. Only a plug that is on-line is capable of transmitting or receiving an isochronous data flow.

NOTE 1 Being capable does not mean that the plug is actually transmitting or receiving an isochronous data flow.

A plug may be off-line, for example, because it relies on resources that are (temporarily) unpowered or otherwise unavailable.

NOTE 2 The reasons that cause a plug to switch between on- and off-line are internal to the AV device on which the plug is located and do not fall within the scope of this standard.

A plug to which no connections exist is called unconnected. A plug to which one or more connections exist is called connected. A plug that is connected and on-line is called active. Only an active plug shall transmit or receive an isochronous data flow except in the case of a bus reset where the isochronous data flow is resumed immediately after the bus-reset according to the procedures described in 7.10. A plug shall cease transmitting an isochronous data flow within 250 µs after becoming unconnected via transition d shown in Figure 9.

In Figure 9, all possible transitions from one state to another are given. Transitions are atomic and are effected by modifying the corresponding plug control register as described in 7.9.

NOTE 3 In order to ensure that the contents of plug registers are reliable, any intermediate results which may occur during a state transition should not be made available. A technique to achieve this is to disable access to the plug registers (for example, by masking relevant interrupt mechanisms) once a state transition is invoked, and to ensure that the state transition is completed as an indivisible process without being interrupted, suspended or modified in any way. Under these conditions, a transition is said to be atomic.

## 7.5 OUTPUT\_MASTER\_PLUG register definition

The OUTPUT\_MASTER\_PLUG register, as shown in Figure 10, provides information about and permits control of common aspects of a node's oPCR registers.

definition						
spd 2	broadcast_base 6	nonpersistent_ext 8	persistent_ext 8	r 1	xspd 2	output_plugs 5
initial values						
vendor-dependent	ones	ones	ones	z	ones	ones
bus reset and command reset values						
unchanged	ones	ones	ones	z	ones	ones
read values						
v	last successful lock				z	vendor-dependent
write effects						
i	conditionally stored				ignored	

IEC 131/08

Figure 10 – oMPR format

The persistent extension *persistent\_ext* and non-persistent extension *nonpersistent\_ext* fields are defined for future extensions.

The *spd* field shall specify the maximum speed for isochronous data transmission that any of the oPCR registers may use, as specified in Table 6. When the *spd* field has a value of three, the *xspd* field shall specify the maximum speed for isochronous data transmission that any of the oPCR registers may use, as specified in Table 6. Otherwise, if *spd* is less than three, *xspd* shall be zero.

Table 1 – oMPR/iMPR/oPCR speed encoding *spd* and extended speed encoding *xspd*

<i>spd</i>	IEEE 1394 speed	<i>xspd</i>	IEEE 1394 speed
00 <sub>2</sub>	S100	00 <sub>2</sub>	S800
01 <sub>2</sub>	S200	01 <sub>2</sub>	S1600
10 <sub>2</sub>	S400	10 <sub>2</sub>	S3200
11 <sub>2</sub>	Maximum data rate specified by <i>xspd</i>	11 <sub>2</sub>	Reserved for future standardization


The broadcast channel base *broadcast\_base* field shall specify the base channel number used to determine the channel number used for broadcast out connections. When a broadcast out connection is established for a plug for which a point-to-point connection does not simultaneously exist, the channel field of the oPCR register shall be set to 63 if *broadcast\_base* equals 63 and otherwise shall be set to (*broadcast\_base* + *n*) modulo 63, where *n* is the ordinal of oPCR[*n*].

The number of output plug *output\_plugs* fields contains the number of output plugs an AV device implements as defined in 7.2. The *output\_plugs* field shall specify the total count of oPCR registers implemented by a node. Between zero and 31 oPCR registers may be implemented. If one or more oPCR registers are implemented, they shall lie within the contiguous address range FFFF F000 0904<sub>16</sub> to FFFF F000 0900<sub>16</sub> + 4 x *output\_plugs*, inclusive.



### 7.6 INPUT\_MASTER\_PLUG register definition

The INPUT\_MASTER\_PLUG register, as shown in Figure 11, provides information about and permits control of common aspects of a node's INPUT\_PLUG\_CONTROL registers.



IEC 132/08

Figure 11 – IMPR format

The *spd* field shall specify the maximum speed at which any of the node's input plugs may receive isochronous data, as encoded by Table 7.


The *nonpersistent\_ext* and *persistent\_ext* fields are reserved for future standardization.

When the *spd* field has a value of three, the *xspd* field shall specify the maximum speed at which any of the node's input plugs may receive isochronous data, as encoded by Table 7. If *spd* is less than three, the value of *xspd* shall be zero.

The *input\_plugs* field shall specify the total count of INPUT\_PLUG\_CONTROL registers implemented by a node, as defined in 7.2. Between zero and 31 INPUT\_PLUG\_CONTROL registers may be implemented. If one or more INPUT\_PLUG\_CONTROL registers are implemented, they shall lie within the contiguous address range FFFF F000 0984<sub>16</sub> to FFFF F000 0980<sub>16</sub> + 4 x *input\_plugs*, inclusive.

### 7.7 OUTPUT\_PLUG\_CONTROL register definition

The format of the OUTPUT\_PLUG\_CONTROL register is shown in Figure 12. Each OUTPUT\_PLUG\_CONTROL register permits the description and control of both broadcast and point-to-point connections that originate with the associated plug. OUTPUT\_PLUG\_CONTROL registers shall be implemented within a contiguous address space and are referenced by an ordinal *n*, where *n* starts at zero; oPCR[*n*] refers to the register addressable at FFFF F000 0904<sub>16</sub> + 4 x *n*.



IEC 133/08

**Figure 12 – oPCR format**

The online bit (abbreviated as *o* in the Figure 12) shall specify the on-line status of the plug resources controlled by the OUTPUT\_PLUG\_CONTROL register. An online bit value of zero shall indicate that the plug is off-line and not capable of transmitting isochronous data. An online value of one shall indicate that the plug may be configured and used for isochronous data transmission.

NOTE Plug status can change dynamically from off-line to on-line as device resources become unavailable or available. The causes of a change in plug status reported by the *online* bit are vendor-dependent.

The broadcast bit (abbreviated as *b* in Figure 12) shall specify whether a broadcast connection exists for the output plug. A value of zero indicates that no such connection exists.

The *point\_to\_point* field shall specify the number of point-to-point connections that exist for the output plug.

When the *spd* field has a value of three, the *xspd* field shall specify the speed to be used for isochronous data transmissions for the plug, as encoded by Table 6. Otherwise, the value of *xspd* shall be zero. If the *spd* field has a value of three and *xspd* is set to a value greater than the value of OUTPUT\_MASTER\_PLUG.*xspd*, isochronous data transmissions shall be disabled for the plug.

The channel field shall specify the channel number used in isochronous data transmissions for the plug.

The *spd* field shall specify the speed to be used for isochronous data transmissions for the plug, as encoded by Table 6. If *spd* is set to a value greater than the value of the *spd* field in the OUTPUT\_MASTER\_PLUG register, isochronous data transmissions shall be disabled for the plug.

The overhead field shall encode a value used in the calculation of the isochronous bandwidth allocation necessary for isochronous data transmissions associated with the plug, as shown in Table 8. Isochronous bandwidth is expressed in terms of bandwidth allocation units, as defined by IEEE 1394. One bandwidth allocation unit represents the time required to transmit one quadlet of data at the S1600 data rate, roughly 20 ns. If overhead is non-zero, the total bandwidth allocation necessary is expressed as  $\text{overhead} \times 32 + (\text{payload} + 3) \times 24 - (\text{xspd} + \text{spd})$ . Otherwise, the total bandwidth allocation can be obtained from  $512 + (\text{payload} + 3) \times 24 - (\text{xspd} + \text{spd})$ . In the preceding formulae, overhead, payload, *spd* and *xspd* represent the values of these fields in the OUTPUT\_PLUG\_CONTROL register.

NOTE In the formulae above, there is a negative exponent at the S3200 data rate. When dividing by two at this data rate, the result should be rounded up to the next larger integer value.

**Table 8 – oPCR overhead ID encoding**


Overhead ID	IEEE 1394 bandwidth allocation units
0000 <sub>2</sub>	512
0001 <sub>2</sub>	32
0010 <sub>2</sub>	64
0011 <sub>2</sub>	96
0100 <sub>2</sub>	128
0101 <sub>2</sub>	160
0110 <sub>2</sub>	192
0111 <sub>2</sub>	224
1000 <sub>2</sub>	256
1001 <sub>2</sub>	288
1010 <sub>2</sub>	320
1011 <sub>2</sub>	352
1100 <sub>2</sub>	384
1101 <sub>2</sub>	416
1110 <sub>2</sub>	448
1111 <sub>2</sub>	480

The payload field shall specify the maximum number of quadlets that may be transmitted in a single isochronous packet for this plug. The interpretation of payload depends upon the value of OUTPUT\_PLUG\_CONTROL.spd. If spd is less than three, a payload value of zero indicates a maximum of 1024 quadlets; all other values represent a maximum of payload quadlets. Otherwise, if spd is equal to three, a payload value of zero indicates a maximum of  $1024 \times 2 \times spd + 1$  quadlets; all other values represent a maximum of  $payload \times 2 \times spd + 1$  quadlets.

NOTE The value of payload does not include the isochronous header, header CRC or data CRC required as part of an isochronous packet; it counts only those quadlets that are part of the isochronous data payload.

## 7.8 INPUT\_PLUG\_CONTROL register definition

The INPUT\_PLUG\_CONTROL register, as given in Figure 13, permits the description and control of point-to-point connections that terminate at the associated plug. INPUT\_PLUG\_CONTROL registers shall be implemented within a contiguous address space and are referenced by an ordinal  $n$ , where  $n$  starts at zero; iPCR[ $n$ ] refers to the register addressable at  $FFFF\ F000\ 0984_{16} + 4 \times n$ .



IEC 134/08

**Figure 13 – iPCR format**

The online bit (abbreviated as *o* in the Figure 13 bit shall specify the on-line status of the plug resources controlled by the INPUT\_PLUG\_CONTROL register. An online bit value of zero shall indicate that the plug is off-line and not capable of receiving isochronous data. An online value of one shall indicate that the plug may be configured and used for isochronous data reception.

NOTE Plug status can change dynamically from off-line to on-line as device resources become unavailable or available. The causes of a change in plug status reported by the *online* bit are vendor-dependent.

The broadcast bit (abbreviated as *b* in Figure 13 shall specify whether a broadcast connection exists for the input plug. A value of zero indicates that no such connection exists.

The *point\_to\_point* field shall specify the number of point-to-point connections that exist for the input plug.

The channel field shall specify the channel number used in isochronous data reception for the plug.

### 7.9 Plug control register modification rules

The contents of a plug control register shall be modified either internally by the AV device on which the plug control register is located or externally via the IEEE 1394 bus by using a quadlet compare\_swap lock transaction as defined in IEEE 1394. The effect of an external modification is specified as the “lock effect” in Figures 10 to 13 and described in 7.5 to 7.8. Internal modifications shall behave as a compare\_swap lock transaction as defined in IEEE 1394.

Each plug control register defined in 7.5 to 7.8 shall store any value according to the definition of write/lock effect if and only if the compare/swap lock transaction returns “resp\_complete”. A plug shall behave according to the requirements of 7.5 to 7.8 for the values that are stored in the plug control registers.

The following rule for modifying the contents of an INPUT\_MASTER\_PLUG register and OUTPUT\_MASTER\_PLUG register is specified:

- all modifications shall adhere to the definitions of the OUTPUT\_MASTER\_PLUG register and INPUT\_MASTER\_PLUG register as specified in 7.5 and 7.6 respectively.

The following rules for modifying the contents of an INPUT\_PLUG\_CONTROL register and OUTPUT\_PLUG\_CONTROL register are specified as follows:

- all modifications shall adhere to the definitions of the OUTPUT\_PLUG\_CONTROL register and INPUT\_PLUG\_CONTROL register as specified in 7.7 and 7.8 respectively;
- the channel and associated bandwidth (see 7.7) as stored in an OUTPUT\_PLUG\_CONTROL register shall be allocated during the entire time the corresponding output plug is connected;
- the channel number field and data rate field of an OUTPUT\_PLUG\_CONTROL register shall not be modified while the corresponding output plug is connected;
- the channel number field in an INPUT\_PLUG\_CONTROL register shall not be modified while its point-to-point connection counter field is not equal to zero;
- the broadcast connection counter field shall be set internally;
- when an output plug becomes connected, the data rate field, overhead\_ID field, channel number field, broadcast connection counter field and point-to-point connection counter field shall be modified in the same compare\_swap lock transaction;
- if the broadcast connection counter of an OUTPUT\_PLUG\_CONTROL register is modified from zero to one while its point-to-point connection counter remains set to zero, the channel number shall be modified in the same compare\_swap lock transaction according to the formula given in 7.5.


**7.10 Bus reset**

When a bus reset occurs, the following actions shall be performed.

- a) All AV devices that had connected input and output plugs prior to the bus reset shall continue respectively to receive and transmit the isochronous data flow immediately after the bus reset according to the values in the plug control registers immediately before the bus reset.
- b) AV devices that had connected input and output plugs prior to the bus reset shall behave according to the values in the corresponding plug control registers after isoch\_resource\_delay (equal to 1,0 s) following the bus reset.

**7.11 Plug control register access rules**

The plug control registers occupy part of a node's address space, as shown by Figure 14.



IEC 3073/02

**Figure 14 – PCR address map**

A node that implements plug control registers shall support quadlet read requests for all implemented registers. The node shall also support lock requests for all implemented registers as long as the *destination\_offset* is quadlet aligned, the *extended\_tcode* is equal to two (compare and swap) and the *data\_length* is equal to four. Neither quadlet write nor block write requests shall be supported for any plug control registers, whether implemented or not. If an otherwise valid request is received for an unimplemented plug control register, the node should reject the request with a response of *resp\_address\_error* but may complete the transaction with *resp\_complete* and response data of zeros. A node may support block read requests addressed to the plug control register address space. If the combination of *destination\_offset* and *data\_length* for a block read request includes unimplemented plug control registers, the node may reject the request with a response of *resp\_address\_error*. However, if the node successfully completes the transaction, the response data returned for the unimplemented registers shall be zero.


## 8 Connection management procedures (CMP)

### 8.1 Introduction

This clause describes the procedures that an application shall use to manage connections between input and output plugs of AV devices by modifying plug control registers according to the rules defined in Clause 7. Only connections as defined in Clause 7 of this standard can be managed. The following management procedures are defined for each connection type:

- establishing a connection;
- overlaying a connection;
- breaking a connection.

These operations involve the incrementing and decrementing of connection counters in the plug control registers. Figure 15 shows the relationship between these operations for the different connection types. The procedures for each connection type are described by flow diagrams in Figures 16 to 28. No change to the contents of a plug control register is executed until the first modify operation following it in the flow diagram. The flow diagrams represent possible implementations of the procedures. Other conforming implementations are possible. An implementation conforms if, and only if, it does not violate the plug control register modification rules (see 7.9) and the state transition diagram of Figure 15.



**Key**

- a establishing a point-to-point connection; permitted by any application
- b overlaying a point-to-point connection; permitted by any application
- c breaking a point-to-point connection; permitted by an application that has previously established or overlaid a point-to-point connection
- d establishing a broadcast connection; permitted by an application located on the device where the PCR is located
- e overlaying a broadcast connection; permitted by an application located on
- f breaking a broadcast connection; permitted by any application

**Figure 15 – Point-to-point and broadcast connection counter modifications**


**8.2 Managing point-to-point connections**

Point-to-point connections are protected in the sense that a point-to-point connection can only be broken by the same application that established it. Consequently, the active output plug does not stop the transmission of the isochronous data flow as long as the application does not break its point-to-point connection to that output plug.

**8.2.1 Procedure for establishing a point-to-point connection**

This procedure creates a protected connection between one unconnected input plug and one unconnected output plug using one unused channel. Figure 16 shows an implementation conforming to this procedure.

NOTE The choice of which OUTPUT\_PLUG\_CONTROL register and INPUT\_PLUG\_CONTROL register on the transmitting and receiving AV device respectively are used does not fall within the scope of this standard. The choice of which channel, data rate and overhead\_ID are used also does not fall within the scope of this standard.



IEC 3075/02


**Figure 16 – Establishing a point-to-point connection**

### 8.2.2 Procedure for overlaying a point-to-point connection

This procedure adds a protected connection to a connected output plug between that output plug and an input plug. The isochronous channel that the output plug is using to transmit the isochronous data flow shall be used for the added point-to-point connection. Figure 17 shows an implementation conforming to this procedure.

NOTE The choice of which INPUT\_PLUG\_CONTROL register on the receiving device is used does not fall within the scope of this standard.






IEC 3076/02

**Figure 17 – Overlaying a point-to-point connection**

**8.2.3 Procedure for breaking a point-to-point connection**

This procedure deletes one protected connection between one connected input plug and one connected output plug. If breaking the point-to-point connection causes the output plug to become unconnected, the output plug shall stop transmitting the isochronous data flow. Figure 18 shows an implementation conforming to this procedure.

The responding application shall not reject the decrementing of the point-to-point connection counters in the OUTPUT\_PLUG\_CONTROL and INPUT\_PLUG\_CONTROL registers.



IEC 3077/02

**Figure 18 – Breaking a point-to-point connection**

### 8.3 Managing broadcast-out connections

Broadcast-out connections are unprotected in the sense that a connection can be broken by any application. Consequently, the application that established the broadcast-out connection has no guarantee that the output plug will continue the transmission of the isochronous data flow. The following procedures are defined for a broadcast-out connection:


- establishing a broadcast-out connection;
- overlaying a broadcast-out connection;
- breaking a broadcast-out connection.

#### 8.3.1 Procedure for establishing a broadcast-out connection

This procedure creates an unprotected connection between one unused channel and one unconnected output plug. Figure 19 shows an implementation conforming to this procedure.

NOTE The choice of which OUTPUT\_PLUG\_CONTROL register on the transmitting AV device is used does not fall within the scope of this standard. The choice of which data rate and overhead\_ID are used does not fall within the scope of this standard.

The channel according to the formula in 7.5 shall be allocated. It should be noted that, if that channel is in use, the procedure fails.




IEC 3078/02

Figure 19 – Establishing a broadcast-out connection

### 8.3.2 Procedure for overlaying a broadcast-out connection

This procedure adds an unprotected connection between a connected output plug and the channel that this output plug uses to transmit an isochronous data flow. Figure 20 shows an implementation conforming to this procedure.



IEC 3079/02


Figure 20 – Overlaying a broadcast-out connection

### 8.3.3 Procedure for breaking a broadcast-out connection

This procedure deletes an unprotected connection between a connected output plug and the channel that this output plug uses to transmit an isochronous data flow. If breaking the broadcast-out connection causes the output plug to become unconnected, the output plug

shall stop transmitting the isochronous data flow. Figure 21 shows an implementation conforming to this procedure.

The responding application shall not reject the decrementing of the broadcast connection counter in the OUTPUT\_PLUG\_CONTROL register.



IEC 3080/02

**Figure 21 – Breaking a broadcast-out connection**

## 8.4 Managing broadcast-in connections

Broadcast-in connections are unprotected in the sense that the application that established the broadcast-in connection does not know whether there is an output plug transmitting an isochronous data flow on the channel that the input plug uses to receive and, if there is, there is no guarantee that the output plug will continue the transmission.

### 8.4.1 Procedure for establishing a broadcast-in connection

This procedure creates an unprotected connection between one channel and one unconnected input plug. Figure 22 shows an implementation conforming to this procedure.

NOTE The choice of which INPUT\_PLUG\_CONTROL register on an AV device is used does not fall within the scope of this standard. The choice of which channel is used does not fall within the scope of this standard.




Figure 22 – Establishing a broadcast-in connection

#### 8.4.2 Procedure for overlaying a broadcast-in connection

This procedure adds an unprotected connection between a connected input plug and the channel that this input plug uses to receive an isochronous data flow. Figure 23 shows an implementation conforming to this procedure.




Figure 23 – Overlaying a broadcast-in connection

#### 8.4.3 Procedure for breaking a broadcast-in connection

This procedure deletes an unprotected connection between a connected input plug and the channel that this input plug uses to receive an isochronous data flow. The input plug shall stop receiving the isochronous data flow if and only if breaking the broadcast-in connection causes the input plug to become unconnected. Figure 24 shows an implementation conforming to this procedure.

The responding application shall not reject the decrementing of the broadcast connection counter in the INPUT\_PLUG\_CONTROL register.




Figure 24 – Breaking a broadcast-in connection

**8.5 Managing connections after a bus reset**

After a bus reset, all plugs are in the unconnected state. All procedures to restore the connections that existed in a plug immediately before the bus reset shall be executed before *isoch\_resource\_delay* following the bus reset to prevent the isochronous data flows being stopped (see 7.10). In these procedures, the channel and *data\_rate* used before the bus reset for the connection shall be used. Figure 25 shows the plug control register and isochronous data flow status after the bus reset.





Figure 25 – Time chart of connection management and PCR activities

**8.5.1 Procedure for restoring a point-to-point connection after a bus reset**

Figure 26 shows an implementation conforming to the procedure to restore a point-to-point connection that it had established prior to the bus reset.

The channel and bandwidth that are to be allocated shall be calculated using the contents of the *OUTPUT\_PLUG\_CONTROL* register after the bus reset.




IEC 3085/02

Figure 26 – Restoring a point-to-point connection

### 8.5.2 Procedure for restoring a broadcast-out connection after a bus reset

Figure 27 shows an implementation conforming to the procedure to restore a broadcast-out connection that it had established prior to the bus reset.

The channel and bandwidth that are to be allocated shall be calculated using the contents of the OUTPUT\_PLUG\_CONTROL register after the bus reset.




IEC 3086/02

Figure 27 – Restoring a broadcast-out connection

### 8.5.3 Procedure for restoring a broadcast-in connection after a bus reset

Figure 28 shows an implementation conforming to the procedure to restore a broadcast-in connection that it had established prior to the bus reset.



IEC 3087/02

Figure 28 – Restoring a broadcast-in connection

## 9 Function control protocol (FCP)


### 9.1 Introduction

Function control protocol (FCP) is designed to control devices connected through an IEEE 1394 bus. Various command sets and command transactions are available within FCP. FCP is based on IEEE 1394 and uses asynchronous packets of IEEE 1394 for sending commands and responses. See Figure 29.

A node that controls other node(s) by FCP commands is called a controller, and a node that is controlled by FCP commands is called a target.



An FCP frame is an entity of data to be transferred from a controller to a target or vice versa. An FCP frame that is sent from a controller to a target is called a command frame, and an FCP frame that is sent from a target to a controller is called a response frame. The register that is prepared for receiving a command frame is called a command register, and the register that is prepared for receiving a response frame is called a response register.



IEC 3088/02

Figure 29 – Command register and response register


## 9.2 Asynchronous packet structure

The asynchronous packet structure used for sending an FCP frame is shown in Figures 30 and 31.

In FCP, the payloads of a write request for data block packet (refer to Figure 30) and a write request for data quadlet (refer to Figure 31) are called an FCP frame. A write request for data quadlet is used as an FCP frame only when the length of the FCP frame is exactly four bytes. FCP frames are classified as command frames and response frames. The command frame is written into a command register on a target and the response frame is written into a response register on a controller. These registers are separated and *destination\_offset* addresses of these registers are specified in the FCP as below.


Base address of FCP command register (offset)	FFFF F000 0B00 <sub>16</sub>
Base address of FCP response register (offset)	FFFF F000 0D00 <sub>16</sub>

Only write requests that specify FFFF F000 0B00<sub>16</sub> or FFFF F000 0D00<sub>16</sub> as the *destination\_offset* are permitted.



IEC 3089/02

Figure 30 – Write request for data block packet of IEEE 1394




IEC 3090/02

Figure 31 – Write request for data quadlet packet of IEEE 1394

### 9.3 FCP frame structure

The FCP frame structure is shown in Figure 32.



IEC: 3091/02

**Figure 32 – FCP frame structure**

Command/Transaction Set (CTS) is one component of an FCP frame. CTS specifies the command set, the structure of the command/response field and the rules of transactions used for sending commands and responses. The CTS table is shown in Table 9.


**Table 9 – CTS: Command/transaction set encoding**

CTS code	Command/transaction set
0000 <sub>2</sub>	AV/C
0001 <sub>2</sub>	Reserved for CAL
0010 <sub>2</sub>	Reserved for EHS
0011 <sub>2</sub>	HAVi
0100 <sub>2</sub>	Automotive
0101 <sub>2</sub>	Reserved
1110 <sub>2</sub>	Vendor unique
0110 <sub>2</sub> to 1101 <sub>2</sub>	Reserved
1111 <sub>2</sub>	Extended CTS

### 9.3.1 Vendor unique command/transaction set

If the CTS code is 1110<sub>2</sub>, it indicates that the FCP frame belongs to vendor unique CTS. An FCP frame structure that belongs to vendor unique CTS is shown in Figure 33.

Each vendor may specify a frame structure (except company\_ID), a command set and rules for sending commands/responses.



IEC 3092/02

**Figure 33 – Vendor unique frame format**

### 9.3.2 Extended command/transaction set

CTS code 1111<sub>2</sub> is reserved for future extensions of CTS.



# British Standards Institution (BSI)

BSI is the national body responsible for preparing British Standards and other standards-related publications, information and services.

BSI is incorporated by Royal Charter. British Standards and other standardization products are published by BSI Standards Limited.

## About us

We bring together business, industry, government, consumers, innovators and others to shape their combined experience and expertise into standards-based solutions.

The knowledge embodied in our standards has been carefully assembled in a dependable format and refined through our open consultation process. Organizations of all sizes and across all sectors choose standards to help them achieve their goals.

## Information on standards

We can provide you with the knowledge that your organization needs to succeed. Find out more about British Standards by visiting our website at [bsigroup.com/standards](http://bsigroup.com/standards) or contacting our Customer Services team or Knowledge Centre.

## Buying standards

You can buy and download PDF versions of BSI publications, including British and adopted European and international standards, through our website at [bsigroup.com/shop](http://bsigroup.com/shop), where hard copies can also be purchased.

If you need international and foreign standards from other Standards Development Organizations, hard copies can be ordered from our Customer Services team.

## Subscriptions

Our range of subscription services are designed to make using standards easier for you. For further information on our subscription products go to [bsigroup.com/subscriptions](http://bsigroup.com/subscriptions).

With **British Standards Online (BSOL)** you'll have instant access to over 55,000 British and adopted European and international standards from your desktop. It's available 24/7 and is refreshed daily so you'll always be up to date.

You can keep in touch with standards developments and receive substantial discounts on the purchase price of standards, both in single copy and subscription format, by becoming a **BSI Subscribing Member**.

**PLUS** is an updating service exclusive to BSI Subscribing Members. You will automatically receive the latest hard copy of your standards when they're revised or replaced.

To find out more about becoming a BSI Subscribing Member and the benefits of membership, please visit [bsigroup.com/shop](http://bsigroup.com/shop).

With a **Multi-User Network Licence (MUNL)** you are able to host standards publications on your intranet. Licences can cover as few or as many users as you wish. With updates supplied as soon as they're available, you can be sure your documentation is current. For further information, email [bsmusales@bsigroup.com](mailto:bsmusales@bsigroup.com).

## BSI Group Headquarters

389 Chiswick High Road London W4 4AL UK

## Revisions

Our British Standards and other publications are updated by amendment or revision.

We continually improve the quality of our products and services to benefit your business. If you find an inaccuracy or ambiguity within a British Standard or other BSI publication please inform the Knowledge Centre.

## Copyright

All the data, software and documentation set out in all British Standards and other BSI publications are the property of and copyrighted by BSI, or some person or entity that owns copyright in the information used (such as the international standardization bodies) and has formally licensed such information to BSI for commercial publication and use. Except as permitted under the Copyright, Designs and Patents Act 1988 no extract may be reproduced, stored in a retrieval system or transmitted in any form or by any means – electronic, photocopying, recording or otherwise – without prior written permission from BSI. Details and advice can be obtained from the Copyright & Licensing Department.

## Useful Contacts:

### Customer Services

**Tel:** +44 845 086 9001

**Email (orders):** [orders@bsigroup.com](mailto:orders@bsigroup.com)

**Email (enquiries):** [cservices@bsigroup.com](mailto:cservices@bsigroup.com)

### Subscriptions

**Tel:** +44 845 086 9001

**Email:** [subscriptions@bsigroup.com](mailto:subscriptions@bsigroup.com)

### Knowledge Centre

**Tel:** +44 20 8996 7004

**Email:** [knowledgecentre@bsigroup.com](mailto:knowledgecentre@bsigroup.com)

### Copyright & Licensing

**Tel:** +44 20 8996 7070

**Email:** [copyright@bsigroup.com](mailto:copyright@bsigroup.com)



...making excellence a habit.™