



Standard Test Method for Characterizing Semiconductor Deep Levels by Transient Capacitance Techniques¹

This standard is issued under the fixed designation F 978; the number immediately following the designation indicates the year of original adoption or, in the case of revision, the year of last revision. A number in parentheses indicates the year of last reapproval. A superscript epsilon (ε) indicates an editorial change since the last revision or reapproval.

^{ε1} NOTE—Keywords were added editorially in January 1996.

1. Scope

1.1 This test method covers three procedures for determining the density, activation energy, and prefactor of the exponential expression for the emission rate of deep-level defect centers in semiconductor depletion regions by transient-capacitance techniques. Procedure A is the conventional, constant voltage, deep-level transient spectroscopy (DLTS) technique in which the temperature is slowly scanned and an exponential capacitance transient is assumed. Procedure B is the conventional DLTS (Procedure A) with corrections for nonexponential transients due to heavy trap doping and incomplete charging of the depletion region. Procedure C is a more precise referee technique that uses a series of isothermal transient measurements and corrects for the same sources of error as Procedure B.

1.2 *This standard does not purport to address all of the safety concerns, if any, associated with its use. It is the responsibility of the user of this standard to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use.*

2. Referenced Documents

2.1 ASTM Standards:

E 177 Practice for Use of the Terms Precision and Bias in ASTM Test Methods²

E 178 Practice for Dealing with Outlying Observations²

F 419 Test Method for Determining Carrier Density in Silicon Epitaxial Layers by Capacitance Voltage Measurements on Fabricated Junction or Schottky Diodes³

2.2 Other Standard:

MIL-STD-105 Sampling Procedures and Tables for Inspection by Attributes⁴

3. Summary of Test Method

3.1 In this method procedures are given for determining the density, activation energy, and the prefactor of the exponential expression for the emission rate of deep-level defect centers. In Procedure A (see Fig. 1), the temperature of the diode is slowly scanned while the bias voltage is repetitively changed. The high-frequency capacitance transient due to trap emission is sampled at two successively delayed gate times. The average difference between these sampled values constitutes the signal that has a maximum or peak at a temperature that is a function of the gate times. The time constant associated with the peak response is fixed by the rate window of the boxcar averager used to sample the transient or by computer simulation of such an instrument. For nonexponential transients, Procedure B adds a correction to the calculation of the time constant at the temperature of the response peak. In Procedure C, the temperature is held constant at each of a series of temperatures and the observed capacitance transient is analyzed for its corrected time constant. An Arrhenius-type semilogarithmic plot of normalized emission rate versus reciprocal temperature is made in each procedure, and the activation energy and prefactor are calculated from the slope and intercept, respectively. The density of the defects is determined from the magnitude of the capacitance changes.

3.2 The use of a boxcar averager is assumed in the discussion of Procedures A and B. However, a lock-in amplifier may also be used for these procedures, provided that factors which may degrade the results are taken into account. Constant-capacitance versions of these procedures are not discussed but are, of course, suitable for the purposes considered here. The nonexponential corrections covered in this test method are in general not needed for constant-capacitance measurements as the method itself eliminates most of the nonexponentiality.

4. Significance and Use

4.1 Deep-level defect measurement techniques such as isothermal transient capacitance (ITCAP) (**1**, **2**)⁵ and DLTS (**3**) utilize the ability of electrically active defects to trap free

¹ This test method is under the jurisdiction of ASTM Committee F-1 on Electronics and is the direct responsibility of Subcommittee F01.06 on Electrical and Optical Measurement.

Current edition approved June 29, 1990. Published August 1990. Originally published as F 978 – 86. Last previous edition F 978 – 86.

² Annual Book of ASTM Standards, Vol 14.02.

³ Annual Book of ASTM Standards, Vol 10.05.

⁴ Available from Standardization Documents Order Desk, Bldg. 4 Section D, 700 Robbins Ave., Philadelphia, PA 19111-5094, Attn: NPODS.

⁵ The boldface numbers in parentheses refer to the list of references at the end of this test method.




FIG. 1 Schematic of Biased n^+p Diode and Waveforms Associated with Repetitively Changing the Bias and Analyzing the Resulting Capacitance Transient

carriers and to re-emit them by thermal emission. Theoretically, the emission rate e_n for electrons is given by the following equation:

$$e_n = \sigma_n v_t N_c \exp(-\Delta G/kT)$$

where:

- σ_n = capture cross section of the defect for an electron,
- v_t = thermal velocity of the electron,
- N_c = density-of-states in the conduction band,
- ΔG = Gibbs free energy (a function of temperature) of the defect,
- k = Boltzmann constant, and
- T = absolute temperature.

4.2 A form commonly used for emission rate, $e_n = BT^2 \exp(-\Delta E/kT)$, where B is assumed to be independent of temperature, is obtained by using $\Delta G = \Delta E - T\Delta S$, where ΔE is the activation energy (the enthalpy to be more exact which is the energy of the trap below the conduction band) and ΔS is the change in entropy (4). For the equivalence of BT^2 to $\sigma_n v_t N_c \exp(\Delta S/k)$, one assumes σ_n and ΔS to have no dependence on temperature, a $T^{1/2}$ dependence for v_t , and a $T^{3/2}$ dependence for N_c . For ΔG to equal ΔE , $\Delta S = 0$ (that is, no change between the initial and final state degeneracy or lattice relaxation associated with the transition).

4.3 An analogous expression can be written for the whole emission rate. Analysis of the measured thermal emission rate in the depletion layer of a test device as a function of temperature leads to activation energies and effective capture cross sections of the defects present. The magnitude of the capacitance changes associated with the emission can be

related to the densities of the defects present. The interest in measurement of deep levels in semiconductors stems from the following two related aspects:

- 4.3.1 Detection, identification, and control of unwanted native or process-induced impurities or defects; and
- 4.3.2 Characterization and control of impurities specifically introduced for lifetime or other parameter control.

5. Interferences

5.1 Temperature errors will significantly reduce the accuracy of emission-rate measurements and, therefore, reduce the accuracy of the energy determination. Temperature inaccuracies that vary in magnitude with temperature are even more significant.

5.2 Nonexponentiality of the capacitance transient interferes with the characterization technique. Tests for nonexponentiality are given in 10.1. Causes of nonexponentiality are as follows:

5.2.1 The density of the deep-level defects is not small compared to the net shallow dopant density. Procedures B and C correct for this interference.

5.2.2 Trap charging does not take place throughout the depletion region at moderate (or higher) levels of trap density relative to net shallow dopant density. Procedures B and C correct for this interference.

5.2.3 The junction is not sufficiently abrupt.

5.2.4 The onset of free carriers at the edge of the depletion region is not sufficiently abrupt (that is, the approximation of complete depletion is not valid). Procedures B and C help correct for this.

5.2.5 The emission rate varies with electric field intensity (for example, Poole-Frankel effect).

5.2.6 The observed emission is the sum of emissions from two or more closely spaced and unresolved defect centers.

5.2.7 The response time of the capacitance meter, the recording system, or the test specimen (high resistance) is not negligible compared to the transient time constant.

5.3 Temperature dependencies of the capture cross section and the entropy change will introduce error in the proposed analysis.

6. Apparatus

6.1 *Capacitance Bridge or Meter*, using a high-frequency test signal and capable of measuring from 1 to 100 pF full scale with an accuracy as defined in Practice E 177 of $\pm 0.5\%$ (1s %). Its response time should be much less than the smallest time constant to be measured. The instrument shall be capable of sustaining external dc bias of about ± 50 V and have offset provisions for compensating or nulling out the external capacitance of the specimen holder, connecting cables, steady-state capacitance, etc. A provision for blocking out the large capacitance during the fill pulse is desirable. The capacitance measurement system used for determining the DLTS peaks in Procedures A and B does not need to be direct reading but must have an output that is sufficiently linear and a response time that is sufficiently fast to give undistorted peaks.

6.2 *Standard Capacitances*, of accuracy 0.25 % or better (1s %) at the measurement frequency. One capacitor shall be in the range from 1 to 10 pF and another in the range from 10 to 100 pF.

6.3 *Pulser*, with controllable repetition rate capable of changing from one bias voltage adjustable within the range of at least +10 to -10 V to another bias voltage in the same range. Switching time shall be much less than the smallest time constant to be measured and overshoot and undershoot shall be less than 1 % of pulse amplitude under operating conditions.

6.4 *Boxcar Averager*, or equivalent instrument (needed for Procedures A and B only) to process the capacitance transient. Desirable features are two separately controllable gate delay times with adjustable sampling time.

6.5 *Interval Timer*, (needed for Procedures A and B only) capable of measuring gate delay times of a few microseconds to several seconds with an accuracy of 0.1 % (1s %).

6.6 *Recorder System*, capable of digitally or continuously measuring and recording the following:

6.6.1 Capacitance as a function of time or temperature, or

6.6.2 The average difference in capacitance at two gate delay times as a function of temperature.

6.7 *Oscilloscope*, capable of observing the pulser output, the capacitance transient, and boxcar or other output to be recorded (not required but extremely helpful).

6.8 *Cryostat*, containing a specimen holder capable of maintaining a selectable temperature or of ramping the temperature up or down at a controlled rate. For silicon, the temperature range is usually between cryogenic and room temperature, and for gallium arsenide, the range is from cryogenic or room temperature to higher temperatures depending upon the energy levels of interest. In Procedure C, a radiation shield surrounding the specimen holder is necessary

to attain temperature accuracy of 0.1 K at temperatures much below or much above room temperature.

6.9 *Thermometry System*, capable of determining the diode temperature with a precision of 0.1 K and an accuracy of 0.5 K for Procedures A and B and a precision of 0.02 K and an accuracy of 0.1 K for Procedure C.

7. Sampling

7.1 These procedures are nondestructive and are suitable for use on 100 % inspection. If a sampling basis is employed, the method of sampling shall be agreed upon by the parties to the test and shall be in accordance with acceptable statistical procedures (see MIL-STD-105).

8. Test Specimen

8.1 The procedures of this test method require that the deep levels to be characterized shall be in a depletable region of a semiconductor such as in a *p-n* junction diode or a Schottky diode. It is desirable to use a peripheral guard ring suitably biased to isolate the depletion region of the device from surface states (see 10.2.1).

9. Calibration and Standardization

9.1 Measure the standard capacitances to determine that the capacitance bridge or meter is within specifications.

9.2 Verify time calibration by use of a calibrated time-mark generator or an interval timer for the recorder system. (For Procedure C only.)

9.3 Verify temperature calibration. Comparison with a calibrated platinum resistance thermometer under isothermal conditions is preferred. An alternative check is to use a well-characterized diode, lightly doped with platinum or another deep level (ΔE and B known), measure the emission rate $e_n = 1/\tau$, and calculate iteratively: $T = 11604.5\Delta E / (\ln\tau + 2 \ln T + \ln B)$.

10. Procedure

10.1 *Tests for Nonexponentiality of the Capacitance Transients*—Use one or more of the following techniques:

10.1.1 *Thurber et al Technique (5)*—Choose a convenient value of rate window τ^{-1} , for example $(500 \mu\text{s})^{-1}$, and choose a sequence of values of t_2/t_1 , for example, 2, 5, 10, 20, 50. Calculate for each value of t_2/t_1 as follows:

$$t_1 = \tau \cdot \ln(t_2/t_1) / (t_2/t_1 - 1)$$

then:

$$t_2 = t_1(t_2/t_1)$$

10.1.1.1 Perform 10.2.1 and 10.2.2 of Procedure A using the gate times t_1 and t_2 calculated here. Compare values of T_m from each run. If T_m is constant, the transient is exponential and the corrections of Procedure B are not needed; consequently follow Procedure A. If T_m changes with changes in the t_2/t_1 ratio, apply corrections by following Procedure B or use Procedure C.

10.1.2 *Manglesdorf Test (6)*—For a single capacitance transient, recorded at constant temperature, plot capacitance at time t against capacitance at a delayed time $t + \Delta t$ for several Δt values ranging from about 0.5τ to a few τ . Calculate the slope m of the linear regression line fitted to the data points as follows:

$$m = (nZ_1 - X_1 \cdot Y_1) / (nX_2 - X_1^2)$$

where:

- n = number of points,
- X_1 = $\sum C(t)$,
- X_2 = $\sum [C(t)]^2$,
- Y_1 = $\sum C(t + \Delta t)$, and
- Z_1 = $\sum [C(t) \cdot C(t + \Delta t)]$.

10.1.2.1 Calculate $\tau = -\Delta t / \ln(m)$. If τ does not change as Δt is changed, the transient is exponential, and any of the procedures can be used. If τ changes as Δt is changed, Procedure B or C must be used.

10.1.3 Other analyses (7) suitable for computer automation are the fast Fourier transform method and the method of moments.

10.1.4 Following 10.4.5 through 10.4.9 of Procedure C, plot $\log C_n$, where $C_n = (C - C_f) / (C_i - C_f)$, against time t . Linearity indicates that the capacitance transient is exponential, and any of the procedures can be used. Note that if C_i is difficult to measure, any initial value is all right. If the plot is not linear, Procedure B or C must be used.

10.2 Procedure A (Normal DLTS):

10.2.1 For a diode with a guard ring, apply a peripheral-guard-ring bias equal to the flat-band voltage or select a voltage that minimizes the junction reverse leakage current. (Typically, this requires biasing into accumulation. Usually n -type silicon self-accumulates at 0 V.) Zero capacitance meter by substituting for specimen another diode whose only difference is a disconnected junction lead. For a probe system, zero capacitance meter with guard probe in contact but with junction probe raised to just break contact. (See Test Method F 419 for more details.) Make room temperature C^{-2} versus V plot over the range of voltages from zero to the largest reverse voltage planned. Calculate N_d (see 11.1).

10.2.2 Operate cryostat in the temperature ramping mode with a rate $\leq 0.1^\circ\text{C/s}$. Alternate bias between V_r and V_c repetitively (see Fig. 1). Plot the DLTS signal, $\langle C(t_1) - C(t_2) \rangle$, where the brackets denote an average over many repetitions, against temperature for a series (five or more) of gate times t_1 and t_2 such that $\tau = (t_2 - t_1) / \ln(t_2/t_1)$ spans a range of at least two decades and t_2/t_1 is between 2 and 10. (A larger t_2/t_1 ratio gives a larger signal.) Verify that the specimen temperature tracked the measured temperature by repeating the DLTS peaks for the highest and lowest temperatures. For this test decrease the temperature ramp rate by one-half or reverse the direction of the temperature ramp and look for a shift in peak temperature. If shifts are less than 0.2°C , continue with procedure; otherwise continue to vary ramp rate until a rate is found which, when doubled, introduces less than a 0.2°C systematic shift.

10.2.3 Measure temperature T_m at which signal peak is maximum. Record t_1 , t_2 , and T_m for each plot in the series. The gate times should be measured from the restoration of reverse bias to the middle of the sampling interval; that is, add one-half of the gate width to the observed t_1 and t_2 if the counter trigger is at the beginning of the gate. Calculate the following:

$$e^{-1} = \tau = \frac{t_2 - t_1}{\ln(t_2/t_1)}$$

10.2.4 Make Arrhenius plot (see 11.6.1).

10.2.5 Calculate and record activation energy of the defect level and its standard deviation, $\Delta E \pm s_{\Delta E}$ (see 11.6.2 to 11.6.4).

10.2.6 Calculate and record prefactor of the exponential and its standard deviation, $B \pm s_B$ (see 11.6.5).

10.2.7 To the extent possible, allow specimen to reach equilibrium at a temperature that will permit the recording of a capacitance transient that is affected as little as possible by the response time of the recording system.

10.2.8 Record transient and determine the following:

10.2.8.1 C_f , the capacitance at reverse voltage V_r ;

10.2.8.2 C_b , the capacitance at charging voltage V_c ; and

10.2.8.3 C_i , the capacitance when the reverse voltage is restored ($t = 0$).

10.2.9 Calculate and record N_i (see 11.7).

10.3 Procedure B (DLTS With Corrections):

10.3.1 Perform 10.2.1 through 10.2.3 of Procedure A.

10.3.2 Apply charging bias voltage V_c . Measure and plot the capacitance at this voltage, C_b , versus temperature over the needed temperature range.

10.3.3 Repeat 10.3.2 with reverse bias voltage V_r (C_f versus T).

10.3.4 Determine the value of C_b and C_f at each temperature T_m or calculate C_b and C_f values using quadratic regression fits of the data (see 11.2).

10.3.5 Photograph the capacitance transient on an oscilloscope or record the output of a digital oscilloscope at each of several temperatures in the temperature range of interest. Measure the amplitude of the change in capacitance $\Delta C = C_f - C_i$ at each temperature. Calculate $C_i = C_f - \Delta C$ for each temperature. Interpolate to determine C_i at temperatures T_m or determine coefficients for a quadratic equation of C_i (see 11.2). Use the coefficients to calculate C_i at each temperature T_m .

10.3.6 Calculate and record the corrected time constant τ for each value of T_m (see 11.4).

10.3.7 Make Arrhenius plot (see 11.6.1).

10.3.8 Calculate and record activation energy of the defect level and its standard deviation, $\Delta E \pm s_{\Delta E}$ (see 11.6.2 to 11.6.4).

10.3.9 Calculate and record prefactor of the exponential and its standard deviation, $B \pm s_B$ (see 11.6.5).

10.3.10 At a selected temperature, use the values of C_f , C_b , and C_i determined in 10.3.4 and 10.3.5 to calculate N_i (see 11.7).

10.4 Procedure C (Isothermal Measurements):

10.4.1 Perform 10.2.1.

10.4.2 Cool device to the lowest initial temperature anticipated and record that temperature. (Estimated values of temperature can be calculated from the equation in 9.3 and assumed values of ΔE and B .) Recheck zero of capacitance meter if practical and adjust if necessary. Make C^{-2} versus V plot.

10.4.3 Choose V_r to be in a nearly linear range of the C^{-2} versus V plot. The value of V_c is not critical but somewhat more accuracy can be obtained by avoiding values near 0 V provided that $C_f - C_i$ is easily measurable.

10.4.4 Make trial measurement of capacitance transient and decide on initial temperature.

10.4.5 Allow cryostat and specimen to reach temperature equilibrium at the chosen temperature under reverse bias V_r .

10.4.6 Measure and record capacitance (C_f) for reverse bias V_r and measure and record temperature.

10.4.7 Change bias to V_c , wait for steady-state conditions and record capacitance (C_b).

10.4.8 Record continuously, or at discrete intervals, capacitance and time beginning at, or preceding, time zero when the bias is restored to V_r . Continue until the capacitance is nearly C_f . Record at least 15 points.

10.4.9 Determine C_i , the value of capacitance at $t = 0$. Record C_i and T for use in 11.2 and 11.7.

10.4.9.1 *Optional*—Estimate τ_0 , the decay time constant of the capacitance transient, using five to ten (C, t) data points from the transient (see 11.3). For specimens with heavy trap density, use only the last 2/3 of the transient.

10.4.10 In the capacitance-ratio method (2) the sum of the electron and hole emission rate, $e_n + e_p$, is given by the following equation:

$$\exp[-(e_n + e_p)t] = \frac{(C_b^2(T) - C_i^2(T))(C_f^2(T) - C^2(t))}{(C_b^2(T) - C^2(t))(C_f^2(T) - C_i^2(T))} \equiv C_r(t, T)$$

where C_r is called the capacitance ratio. Calculate this ratio for at least ten (C, t) data points at the chosen temperature. For this analysis the value of C_i can be that at $t = 0$ or that nearest $t = 0$ if no difference can be measured. Note that when the emission rate is determined from the slope of a plot of $\ln(C_r)$ versus t , the value used for C_i does not affect the rate. For the determination of trap density the value of C_i at $t = 0$ (extrapolated if necessary) must be used.

10.4.11 Calculate and record $\tau(T)$ by the weighted linear regression in 11.5. Emission rate $e = 1/\tau$.

10.4.12 Change temperature to next value and repeat 10.4.6 through 10.4.11 until data have been obtained at about ten temperatures covering at least two orders of magnitude in emission rate.

10.4.13 Make Arrhenius plot (see 11.6.1).

10.4.14 Calculate and record activation energy of the defect level and its standard deviation, $\Delta E \pm s_{\Delta E}$ (see 11.6.2 to 11.6.4).

10.4.15 Calculate and record prefactor of the exponential and its standard deviation, $B \pm s_B$ (see 11.6.5).

10.4.16 At a selected temperature, use the values of C_f, C_b , and C_i determined in 10.4.6 through 10.4.9 to calculate N_d (see 11.7).

11. Calculations

11.1 Calculate the net shallow dopant density N_d from the following equation:

$$N_d = (1.20 \times 10^7) / A^2 m$$

where:

A = diode area, cm^2 , and

m = slope of the room temperature C^{-2} versus V plot, $(\text{pF})^{-2} \text{V}^{-1}$.

11.1.1 If a more precise value of N_d is desired, use the procedures of Test Method F 419. If the relation is not linear,

a sign of either trap charges affecting the result or an insufficiently abrupt junction, a definite value for N_d cannot be calculated. The best estimate for N_d is obtained by using the slope of the plot at large voltages.

11.2 Calculate quadratic equations for the following:

$$C_b = a_0 + a_1 T + a_2 T^2$$

$$C_f = b_0 + b_1 T + b_2 T^2$$

$$C_i = c_0 + c_1 T + c_2 T^2$$

11.2.1 For n data points (C_b, T), calculate unweighted quadratic regression coefficients as follows (8):

$$\bar{C} = \sum_{i=1}^n C/n$$

$$\bar{T} = \sum T/n$$

$$T_2 = \sum (T - \bar{T})^2$$

$$T_3 = \sum (T - \bar{T})^3$$

$$T_4 = \sum (T - \bar{T})^4$$

$$S_1 = \sum C(T - \bar{T})$$

$$S_2 = \sum C(T - \bar{T})^2$$

$$D = T_2 T_4 - T_3^2 - T_2^3/n$$

$$a_2 = (T_2 S_2 - S_1 T_3) / D$$

$$a_1 = (S_1 T_4 - T_3 S_2 - T_2^2 S_1 / n) / D - 2 a_2 \bar{T}$$

$$a_0 = \bar{C} - a_1 \bar{T} - a_2 (T_2 / n + \bar{T}^2)$$

11.2.2 Repeat 11.2.1 with C_f, T data points and replace a_0, a_1, a_2 with b_0, b_1, b_2 .

11.2.3 Repeat 11.2.1 with C_i, T data points and replace a_0, a_1, a_2 with c_0, c_1, c_2 .

11.3 Determine an approximate capacitance-transient time constant from the n (C, t) data points chosen in 10.4.9 using the following equation:

$$\tau_0 = \frac{-\sum (t - \bar{t})^2}{\sum (t - \bar{t}) \cdot \ln(C_f - C)}$$

where $\bar{t} = \sum t/n$.

11.4 Calculate τ iteratively (begin with the value $\tau = (t_2 - t_1) / \ln(t_2/t_1)$) until successive values of τ differ by less than 0.1 % by use of the following equation (9):

$$\tau = \frac{t_2 - t_1}{\ln\left(\frac{t_2}{t_1}\right) - \frac{1}{2} \ln\left(\frac{B(t_2)}{B(t_1)}\right)}$$

where:

$$B(t) = 1 + A_1 e^{-t/\tau} + A_2 e^{-2t/\tau} + A_3 e^{-3t/\tau} + A_4 e^{-4t/\tau},$$

$$A_1 = F(C_b^2 + 3C_f^2)C_f^{-2},$$

$$A_2 = F^2(3C_b^2 + 3C_f^2)C_f^{-2},$$

$$A_3 = F^3(3C_b^2 + C_f^2)C_f^{-2},$$

$$A_4 = F^4 C_b^2 C_f^{-2}, \text{ and}$$

$$F = (C_i^2 - C_f^2) / (C_b^2 - C_i^2).$$

11.5 Calculate corrected time constant of the capacitance transient from a weighted linear regression of $\ln(C_r)$ versus time with a weighting factor of C_r^2 . For $y = \ln(C_r)$, $x = t$, and $w = C_r^2$, calculate the following:

$$\bar{y}_w = \sum w y / \sum w$$

$$\begin{aligned}\bar{x}_w &= \Sigma wx / \Sigma w \\ Q_{xx} &= \Sigma w(x - \bar{x}_w)^2 \\ Q_{xy} &= \Sigma w(y - \bar{y}_w)(x - \bar{x}_w) \\ Q_{yy} &= \Sigma w(y - \bar{y}_w)^2 \\ \tau &= -Q_{xx}/Q_{xy} \\ s_\tau &= \tau^2 \left[\frac{Q_{yy} - Q_{xy}^2/Q_{xx}}{(n-2)Q_{xx}} \right]^{1/2}\end{aligned}$$

11.6 Calculate the parameters ΔE and B of the defect center from an Arrhenius plot.

11.6.1 Make Arrhenius plot of $\log(e/T^2)$ versus $1/T$ to identify any problems with nonlinearity or outlying data points. Criteria for rejection of outlying data are given in Practice E 178. Curvature of the plot reveals interferences (see Section 5). If necessary, make another plot excluding rejected data points.

11.6.2 For $x = 1/T$ and $y = \log(e/T^2) = \log(\tau T^2)^{-1}$, calculate a linear regression fit of a line to the (τ, T) data as follows (10):

$$\begin{aligned}\bar{x} &= \Sigma x/n \\ \bar{y} &= \Sigma y/n \\ S_{xx} &= \Sigma(x - \bar{x})^2 \\ S_{xy} &= \Sigma(y - \bar{y})(x - \bar{x}) \\ S_{yy} &= \Sigma(y - \bar{y})^2 \\ m &= S_{xy}/S_{xx} \text{ (slope)} \\ b &= \bar{y} - m\bar{x} \text{ (intercept)} \\ S_y^2 &= (S_{yy} - (S_{xy})^2/S_{xx})/(n-2) \\ s_m^2 &= S_y^2/S_{xx} \text{ (estimate of variance of slope)} \\ s_b^2 &= S_y^2 \left[\frac{1}{n} + \frac{\bar{x}^2}{S_{xx}} \right] \text{ (estimate of variance of intercept)}\end{aligned}$$

11.6.3 Calculate and record ΔE :

$$\Delta E(\text{meV}) = -k \cdot m \cdot \ln(10) = -0.19842 m$$

11.6.4 Calculate and record standard deviation of ΔE , $s_{\Delta E}$ as follows:

$$s_{\Delta E}(\text{meV}) = 0.19842 s_m$$

11.6.5 Calculate and record prefactor of exponential, B , and its lower and upper uncertainty limits, B_L and B_U , ($1s$ in log scale) as follows:

$$B = 10^b, B_L = 10^{b-s_b}, B_U = 10^{b+s_b}$$

11.7 Calculate the defect-center density N_t for acceptor levels in n -type material or donor levels in p -type material from the following equation:

$$N_t = N_d(C_i^{-2} - C_f^{-2})/(C_i^{-2} - C_b^{-2})$$

11.7.1 For donor levels in n -type material or acceptor levels in p -type material use the following equation:

$$N_t = N_d(C_i^{-2} - C_f^{-2})/(C_f^{-2} - C_b^{-2})$$

11.7.2 In these equations, one assumes that the minority-carrier emission rate is negligible compared to the majority-

carrier emission rate. They are reasonably accurate when $N_t < 0.1N_d$, but should be considered as only a first approximation for the more involved calculations (2) needed if $N_t > 0.1N_d$. For small N_t/N_d ratios (that is, $C_i^2 \approx C_f^2$), and where the depletion region is almost completely charged (that is, $C_b^2 \gg C_i^2$), the above equations simplify to the following:

$$N_t \approx 2(C_f - C_i)N_d/C_f$$

12. Report

12.1 The report shall include the following information:

- 12.1.1 Specimen identification,
- 12.1.2 Operator,
- 12.1.3 Date,
- 12.1.4 Procedure used (A, B, or C),
- 12.1.5 Options used including value of guard-ring bias voltage,
- 12.1.6 Net shallow dopant density, N_d ,
- 12.1.7 Defect density, N_t , and temperature at which determined,
- 12.1.8 Value of emission rate at each temperature,
- 12.1.9 Activation energy of defect level and standard deviation, $\Delta E \pm s_{\Delta E}$,
- 12.1.10 Prefactor of exponential, B , and uncertainty limits, B_L and B_U , and
- 12.1.11 Comments on anything unusual or interesting about the measurement.

13. Precision and Bias

13.1 The multilaboratory precision for the measurement of the activation energy $\Delta E = \pm 13\%$ (3S). This precision is based on the results of six out of seven laboratories that participated in a round robin (one laboratory was omitted as an outlier). The results of the round robin are summarized in Appendix X1. The stated precision is that obtained on platinum-doped, $p+n$ silicon diodes where the mean value of the activation energy for the platinum acceptor level was 0.220 eV.

13.2 The multilaboratory precision for the measurement of the relative defect concentration $N_t/N_d = \pm 45\%$ (3S) as determined for platinum-doped, $p+n$ silicon diodes where the mean measured value of N_t/N_d was 0.154. This precision is based on the results of six out of seven laboratories that participated in a round robin (one laboratory was omitted, see X1.7). The precision for $p+n$ silicon diodes with a mean defect concentration of 0.0152 was $\pm 16\%$ (3S) based on the results of five out of six laboratories (one laboratory was omitted as an outlier).

13.3 Since there is no accepted reference material suitable for determining the bias of this test method, bias has not been determined for activation energy or trap density determinations made by this test method.

14. Keywords

14.1 activation energy; deep levels; DLTS; semiconductor silicon; trap density; transient capacitance

APPENDIX

(Nonmandatory Information)

X1. ROUND ROBIN RESULTS

X1.1 The round robin was conducted on junction diodes fabricated on silicon wafers using microelectronics test pattern NIST-2.⁶ The diodes, structure No. 9 on the test pattern, were 60 mil (1.52 mm) in diameter and had an MOS guard ring to control the area near the junction. Devices were fabricated on both *n*- and *p*-type wafers with resistivities of 2 to 10 Ω cm. On the *n*-type wafer, *p*+ regions 1.8 μm deep were formed by the predeposition and diffusion of boron. The backside of the wafer was stripped and then coated with a layer of sputtered platinum, which was driven in at 825°C for 4 h in a dry nitrogen ambient. The residual platinum was etched from the backside. The fabrication was completed by contact opening, top metal (aluminum) deposition and patterning, back metallization (gold plus 0.6 antimony), a 20-min 450°C microalloy in dry nitrogen, passivation with a chemical vapor deposition (CVD) oxide, and contact opening for bonding. On the *p*-type wafer, devices were fabricated in a complementary manner with phosphorus as the dopant for the *n*+ regions and a platinum drive in at 806°C for 6 h.

X1.2 To accommodate the various cryostats in use, devices were mounted in two different packages. The first was a TO-5 package where a chip with the test diode was mounted on the header with electrical isolation provided by a metallized BeO substrate. Gold wire bonds were made from the diode to pins on the header. A cap was sealed to the header. The other package was an open chip carrier that could be probed. Wire bonds were used to connect the diode at the bottom of the carrier with the probe areas on the top surface.

X1.3 Since the data were expected to vary slightly with measurement conditions, the participants were instructed to use a reverse bias of 5 V and a filling pulse of 0 V. In addition they were to ground the MOS guard ring.

X1.4 Table X1.1 gives the round robin results for the *p* + *n* diodes. The first three laboratories measured chips mounted in TO-5 packages while the remaining four measured chips mounted in carriers. Laboratory 7 measured a different device than laboratories 4–6 as the MOS guard ring on the latter device developed a short to the junction and another device was sent to Laboratory 7. The devices were all from the same wafer such that differences in platinum concentration are small compared to the spread in the multilaboratory measurements. Because of the shorted guard ring, the concentration measured by Laboratory 6 would be expected to differ slightly from that measured by Laboratories 4 and 5, but again the expected difference is much less than the spread. The activation energy,

TABLE X1.1 Analysis of Round Robin Data on Platinum-Doped *p*+*n* Silicon Diodes

NOTE 1—Using all laboratories: Δ*E* = 0.238 eV ± 59 % (3S)
N_i/*N_d* from 2Δ*C*/*C* = 0.151 ± 45 % (3S)
 NOTE 2—Omitting Laboratory 2: Δ*E* = 0.220 eV ± 13 % (3S)
N_i/*N_d* from 2Δ*C*/*C* = 0.154 ± 45 % (3S)

Laboratory	Δ <i>E</i> (eV)	<i>N_i</i> / <i>N_d</i>	<i>N_i</i> / <i>N_d</i> corrected for <i>C_f</i> temperature	Method used for <i>N_i</i> / <i>N_d</i>	<i>N_i</i> / <i>N_d</i> using 2Δ <i>C</i> / <i>C</i>
1	0.228	0.203	0.203	$C_i^{-2} - C_f^{-2}$ $C_i^{-3} - C_o^{-2}$	0.177
2	0.343	0.132	0.132	2Δ <i>C</i> / <i>C</i>	0.132
3	0.206	0.154	0.154	2Δ <i>C</i> / <i>C</i>	0.154
4	0.223	0.152	0.157	2Δ <i>C</i> / <i>C</i>	0.157
5	0.212	0.179	0.179	2Δ <i>C</i> / <i>C</i>	0.179
6	0.223	0.155	0.155	C_f^2 C_i^2	0.138
7	0.230	0.083	0.118	2Δ <i>C</i> / <i>C</i>	0.118

of course, is independent of the specific device measured and has not been observed to depend on the state of the guard ring.

X1.5 Table X1.2 gives the round robin results for the *n* + *p* diodes. The first three laboratories measured diodes in TO-5 packages and the latter three measured diodes in chip carriers. Laboratory 3 measured a different device than the one measured by Laboratories 1 and 2. The device used by Laboratory 3 was from a companion wafer processed simultaneously with the wafer used for Laboratories 1 and 2, except that the Laboratory 3 wafer was given a backside implantation with boron prior to the gold metallization to

TABLE X1.2 Analysis of Round Robin Data on Platinum-Doped *n*+*p* Silicon Diodes

NOTE 1—Using all laboratories: Δ*E* = 0.340 eV ± 48 % (3S)
N_i/*N_d* from 2Δ*C*/*C* = 0.0143 ± 48 % (3S)
 NOTE 2—Omitting Laboratory 2: Δ*E* = 0.318 eV ± 8.6 % (3S)
N_i/*N_d* from 2Δ*C*/*C* = 0.0152 ± 16 % (3S)

Laboratory	Δ <i>E</i> (eV)	<i>N_i</i> / <i>N_d</i>	<i>N_i</i> / <i>N_d</i> corrected for <i>C_f</i> temperature	Method used for <i>N_i</i> / <i>N_d</i>	<i>N_i</i> / <i>N_d</i> using 2Δ <i>C</i> / <i>C</i>
1	0.320	0.0194	0.0194	$C_i^{-2} - C_f^{-2}$ $C_i^{-3} - C_o^{-2}$	0.0147
2	0.450	0.0099	0.0099	2Δ <i>C</i> / <i>C</i>	0.0099
3	0.303	0.0151	0.0151	2Δ <i>C</i> / <i>C</i>	0.0151
4	0.325	0.0152	0.0157	2Δ <i>C</i> / <i>C</i>	0.0157
5	0.325	0.0162	0.0162	2Δ <i>C</i> / <i>C</i>	0.0162
6	0.317	0.0143	0.0143	C_f^2 C_i^2	0.0141

⁶ Buehler, M. G., *Semiconductor Measurement Technology: Microelectronic Test Patterns: An Overview*, NIST Special Publication 400-6 U.S. Government Printing Office, Washington, DC, 1974.

reduce the contact resistance. There is one less laboratory in this table as Laboratory 7 of the previous table did not do the $n+p$ diode.

X1.6 The majority of the participants used the simple equation $2\Delta C/C$ to calculate the defect concentration even though the test method calls for using a more complicated, but more accurate, expression. To facilitate comparison, the defect concentration was recalculated using the simple equation for the two laboratories that reported using other expressions. The necessary information was not available from all the laboratories for calculating a comparison with the more accurate expression.

X1.7 The averages and standard deviations were calculated

in two ways: (1) Using all laboratories, and (2) omitting the one laboratory whose values of ΔE for both $p+n$ and $n+p$ diodes were considerably different from the averages. The standard deviations are much smaller when that laboratory is omitted. A possible explanation for that laboratory being an outlier for both ΔE determinations is a serious thermometry problem. The precision value adopted for the method is that for the $p+n$ diodes with the outlying laboratory omitted. Even though the omitted laboratory is not an outlier for defect concentration in the $p+n$ diodes, for consistency it was not included in the calculation of multilaboratory statistics for defect concentration.

REFERENCES

- (1) Phillips, W. E., and Buehler, M. G., In *Semiconductor Measurement Technology: Progress Report, July 1 to September 30, 1976*, edited by W. M. Bullis and J. F. Mayo-Wells, NBS Special Publication 400-36 U.S. GPO, Washington, DC, 1978, pp. 20–22.
- (2) Phillips, W. E., and Lowney, J. R., “Analysis of Nonexponential Transient Capacitance in Silicon Diodes Heavily Doped with Platinum,” *Journal of Applied Physics*, Vol 54, 1983, pp. 2786–2791.
- (3) Lang, D. V., “Deep-Level Transient Spectroscopy: A New Method to Characterize Traps in Semiconductors,” *Journal of Applied Physics*, Vol 45, 1974, pp. 3023–3032.
- (4) Engstrom, O., and Alm, Anders, “Thermodynamical Analysis of Optimal Recombination Centers in Thyristors,” *Solid-State Electronics*, Vol 21, 1978, pp. 1571–1576.
- (5) Thurber, W. R., Forman, R. A., and Phillips, W. E., “A Novel Method to Detect Nonexponential Transients in Deep Level Transient Spectroscopy,” *Journal of Applied Physics*, Vol 53, 1982, pp. 7397–7400.
- (6) Mangelsdorf, P. C., Jr., “Convenient Plot for Exponential Functions with Unknown Asymptotes,” *Journal of Applied Physics*, Vol 30, 1959, p. 442.
- (7) Kirchner, P. D., Schaff, W. J., Maracas, G. N., Eastman, L. F., Chappell, T. I., and Ransom, C. M., “The Analysis of Exponential and Nonexponential Transients in Deep-Level Transient Spectroscopy,” *Journal of Applied Physics*, Vol 52, 1981, pp. 6462–6470.
- (8) Bevington, P. R., *Data Reduction and Error Analysis for the Physical Sciences*, McGraw-Hill, New York, NY, 1969.
- (9) Phillips, W. E., Thurber, W. R., and Lowney, J. R., “Improved Analysis Procedures for Deep-Level Measurements by Transient Capacitance,” *Proceedings, the Electrochemical Society Symposium on Defects in Silicon*, San Francisco, CA, May 8–13, 1983.
- (10) Natrella, M. G., *Experimental Statistics*, National Bureau of Standards, Handbook 91, U.S. GPO, Washington, DC, 1963, pp. 5–10.

The American Society for Testing and Materials takes no position respecting the validity of any patent rights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of the validity of any such patent rights, and the risk of infringement of such rights, are entirely their own responsibility.

This standard is subject to revision at any time by the responsible technical committee and must be reviewed every five years and if not revised, either reapproved or withdrawn. Your comments are invited either for revision of this standard or for additional standards and should be addressed to ASTM Headquarters. Your comments will receive careful consideration at a meeting of the responsible technical committee, which you may attend. If you feel that your comments have not received a fair hearing you should make your views known to the ASTM Committee on Standards, 100 Barr Harbor Drive, West Conshohocken, PA 19428.